<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/drivers/ata, branch v3.17</title>
<subtitle>Mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/
</subtitle>
<id>https://git.shady.money/linux/atom?h=v3.17</id>
<link rel='self' href='https://git.shady.money/linux/atom?h=v3.17'/>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/'/>
<updated>2014-09-06T02:27:15Z</updated>
<entry>
<title>ahci_xgene: Fix the link down in first attempt for the APM X-Gene SoC AHCI SATA host controller driver.</title>
<updated>2014-09-06T02:27:15Z</updated>
<author>
<name>Suman Tripathi</name>
<email>stripathi@apm.com</email>
</author>
<published>2014-08-28T09:21:22Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=0babe614b6b4c7d1d8e12d7a6dbdac6e2f0df8e2'/>
<id>urn:sha1:0babe614b6b4c7d1d8e12d7a6dbdac6e2f0df8e2</id>
<content type='text'>
Due to HW errata the APM X-Gene AHCI SATA host controller reports link
down even if the device presence is detected. This issue is due to speed
negotiation failure. This patch implements the algorithm to retry the
COMRESET if PxSTAT register reports device presence detected but
PHY communication not established. The maximum retry attempts are 3.

This patch also fixes the code to match the algorithm for the printing
a warning message if the disparity error still exists after link up.

Signed-off-by: Loc Ho &lt;lho@apm.com&gt;
Signed-off-by: Suman Tripathi &lt;stripathi@apm.com&gt;
Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
</content>
</entry>
<entry>
<title>ahci_xgene: Skip the PHY and clock initialization if already configured by the firmware.</title>
<updated>2014-09-06T02:27:14Z</updated>
<author>
<name>Suman Tripathi</name>
<email>stripathi@apm.com</email>
</author>
<published>2014-08-28T09:21:21Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=0bed13bebd6c99d097796d2ca6c4f10fb5b2eabc'/>
<id>urn:sha1:0bed13bebd6c99d097796d2ca6c4f10fb5b2eabc</id>
<content type='text'>
This patch implements the feature to skip the PHY and clock
initialization if it is already configured by the firmware.

Signed-off-by: Loc Ho &lt;lho@apm.com&gt;
Signed-off-by: Suman Tripathi &lt;stripathi@apm.com&gt;
Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
</content>
</entry>
<entry>
<title>ahci: add pcid for Marvel 0x9182 controller</title>
<updated>2014-09-05T17:52:41Z</updated>
<author>
<name>Murali Karicheri</name>
<email>m-karicheri2@ti.com</email>
</author>
<published>2014-09-05T17:21:00Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=c5edfff9db6f4d2c35c802acb4abe0df178becee'/>
<id>urn:sha1:c5edfff9db6f4d2c35c802acb4abe0df178becee</id>
<content type='text'>
Keystone K2E EVM uses Marvel 0x9182 controller. This requires support
for the ID in the ahci driver.

Signed-off-by: Murali Karicheri &lt;m-karicheri2@ti.com&gt;
Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
Cc: Santosh Shilimkar &lt;santosh.shilimkar@ti.com&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>ata: Disabling the async PM for JMicron chip 363/361</title>
<updated>2014-09-01T12:38:06Z</updated>
<author>
<name>Chuansheng Liu</name>
<email>chuansheng.liu@intel.com</email>
</author>
<published>2014-09-01T00:38:03Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=e6b7e41cdd8cae0591e04d9519b65470110e2d44'/>
<id>urn:sha1:e6b7e41cdd8cae0591e04d9519b65470110e2d44</id>
<content type='text'>
After enabled the PM feature that supporting async noirq(76569faa62
(PM / sleep: Asynchronous threads for resume_noirq)),
Jay hit the system resuming issue, that one of the JMicron controller
can not be powered up.

His device tree is like below:
             +-1c.4-[02]--+-00.0  JMicron Technology Corp. JMB363 SATA/IDE Controller
             |            \-00.1  JMicron Technology Corp. JMB363 SATA/IDE Controller

After investigation, we found the the Micron chip 363 included
one SATA controller(0000:02:00.0) and one PATA controller(0000:02:00.1),
these two controllers do not have parent-children relationship,
but the PATA controller only can be powered on after the SATA controller
has finished the powering on.

If we enabled the async noirq(), then the below error is hit during noirq
phase:
pata_jmicron 0000:02:00.1: Refused to change power state, currently in D3

Here for JMicron chip 363/361, we need forcedly to disable the async method.

Bug detail: https://bugzilla.kernel.org/show_bug.cgi?id=81551

Reported-by: Jay &lt;MyMailClone@t-online.de&gt;
Signed-off-by: Chuansheng Liu &lt;chuansheng.liu@intel.com&gt;
Acked-by: Rafael J. Wysocki &lt;rafael.j.wysocki@intel.com&gt;
Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
</content>
</entry>
<entry>
<title>ata_piix: Add Device IDs for Intel 9 Series PCH</title>
<updated>2014-08-28T12:53:40Z</updated>
<author>
<name>James Ralston</name>
<email>james.d.ralston@intel.com</email>
</author>
<published>2014-08-27T21:31:58Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=6cad1376954e591c3c41500c4e586e183e7ffe6d'/>
<id>urn:sha1:6cad1376954e591c3c41500c4e586e183e7ffe6d</id>
<content type='text'>
This patch adds the IDE mode SATA Device IDs for the Intel 9 Series PCH.

Signed-off-by: James Ralston &lt;james.d.ralston@intel.com&gt;
Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>ahci: Add Device IDs for Intel 9 Series PCH</title>
<updated>2014-08-28T12:53:20Z</updated>
<author>
<name>James Ralston</name>
<email>james.d.ralston@intel.com</email>
</author>
<published>2014-08-27T21:29:07Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=1b071a0947dbce5c184c12262e02540fbc493457'/>
<id>urn:sha1:1b071a0947dbce5c184c12262e02540fbc493457</id>
<content type='text'>
This patch adds the AHCI mode SATA Device IDs for the Intel 9 Series PCH.

Signed-off-by: James Ralston &lt;james.d.ralston@intel.com&gt;
Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>ata: ahci_tegra: Read calibration fuse</title>
<updated>2014-08-26T14:48:27Z</updated>
<author>
<name>Mikko Perttunen</name>
<email>mperttunen@nvidia.com</email>
</author>
<published>2014-08-26T09:00:30Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=e327f11543f21061e10c8db6e812396ba930a972'/>
<id>urn:sha1:e327f11543f21061e10c8db6e812396ba930a972</id>
<content type='text'>
The original version of the driver did not read the SATA calibration
fuse to remove the dependency to the fuse driver. The fuse driver
is now merged, so add this functionality.

The calibration fuse contains a 2-bit value used to pick a set
of calibration values for the SATA pad.

Signed-off-by: Mikko Perttunen &lt;mperttunen@nvidia.com&gt;
Acked-by: Thierry Reding &lt;treding@nvidia.com&gt;
Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
</content>
</entry>
<entry>
<title>libata: widen Crucial M550 blacklist matching</title>
<updated>2014-08-18T21:40:09Z</updated>
<author>
<name>Tejun Heo</name>
<email>tj@kernel.org</email>
</author>
<published>2014-08-18T21:40:09Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=2a13772a144d2956a7fedd18685921d0a9b8b783'/>
<id>urn:sha1:2a13772a144d2956a7fedd18685921d0a9b8b783</id>
<content type='text'>
Crucial M550 may cause data corruption on queued trims and is
blacklisted.  The pattern used for it fails to match 1TB one as the
capacity section will be four chars instead of three.  Widen the
pattern.

Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
Reported-by: Charles Reiss &lt;woggling@gmail.com&gt;
Bugzilla: https://bugzilla.kernel.org/show_bug.cgi?id=81071
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>pata_scc: propagate return value of scc_wait_after_reset</title>
<updated>2014-08-18T13:15:21Z</updated>
<author>
<name>Arjun Sreedharan</name>
<email>arjun024@gmail.com</email>
</author>
<published>2014-08-17T14:30:09Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=4dc7c76cd500fa78c64adfda4b070b870a2b993c'/>
<id>urn:sha1:4dc7c76cd500fa78c64adfda4b070b870a2b993c</id>
<content type='text'>
scc_bus_softreset not necessarily should return zero.
Propagate the error code.

Signed-off-by: Arjun Sreedharan &lt;arjun024@gmail.com&gt;
Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>ata: ahci_tegra: Change include to fix compilation</title>
<updated>2014-08-17T11:24:53Z</updated>
<author>
<name>Mikko Perttunen</name>
<email>mperttunen@nvidia.com</email>
</author>
<published>2014-08-11T10:17:48Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=0e5740770f34381b5742654a5f297e335c548de5'/>
<id>urn:sha1:0e5740770f34381b5742654a5f297e335c548de5</id>
<content type='text'>
Before this patch, the driver included &lt;linux/tegra-powergate.h&gt;,
which was effectively renamed to &lt;soc/tegra/pmc.h&gt; at about the same
time the ahci_tegra series landed. Fix the include path so that the
driver compiles.

Signed-off-by: Mikko Perttunen &lt;mperttunen@nvidia.com&gt;
Acked-by: Thierry Reding &lt;treding@nvidia.com&gt;
Signed-off-by: Tejun Heo &lt;tj@kernel.org&gt;
</content>
</entry>
</feed>
