<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/drivers/gpu/drm/amd/amdgpu/amdgpu_pm.c, branch v4.7</title>
<subtitle>Mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/
</subtitle>
<id>https://git.shady.money/linux/atom?h=v4.7</id>
<link rel='self' href='https://git.shady.money/linux/atom?h=v4.7'/>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/'/>
<updated>2016-06-17T17:50:10Z</updated>
<entry>
<title>drm/amdgpu: missing bounds check in amdgpu_set_pp_force_state()</title>
<updated>2016-06-17T17:50:10Z</updated>
<author>
<name>Dan Carpenter</name>
<email>dan.carpenter@oracle.com</email>
</author>
<published>2016-06-16T08:30:23Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=041bf0225552044b85ce7ee7981e790d987d6ceb'/>
<id>urn:sha1:041bf0225552044b85ce7ee7981e790d987d6ceb</id>
<content type='text'>
There is no limit on high "idx" can go.  It should be less than
ARRAY_SIZE(data.states) which is 16.

The "data" variable wasn't declared in that scope so I shifted the code
around a bit to make it work.  Also I made "idx" unsigned.

Fixes: f3898ea12fc1 ('drm/amd/powerplay: add some sysfs interfaces for powerplay.')
Acked-by: Christian König &lt;christian.koenig@amd.com&gt;
Signed-off-by: Dan Carpenter &lt;dan.carpenter@oracle.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amd/powerplay: add dpm force multiple levels on cz/tonga/fiji/polaris (v2)</title>
<updated>2016-05-05T00:29:47Z</updated>
<author>
<name>Eric Huang</name>
<email>JinHuiEric.Huang@amd.com</email>
</author>
<published>2016-04-12T18:57:23Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=5632708f4452eb9afb985b245b98dac9a5feeac2'/>
<id>urn:sha1:5632708f4452eb9afb985b245b98dac9a5feeac2</id>
<content type='text'>
Allows you to force multiple levels rather than just one via the new
sysfs interrface.

v2: squash in:
drm/amd/powerplay: ensure clock level set by user is valid.
From Rex.

Reviewed-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Signed-off-by: Eric Huang &lt;JinHuiEric.Huang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: Mark all instances of struct drm_info_list as const</title>
<updated>2016-05-05T00:20:10Z</updated>
<author>
<name>Nils Wallménius</name>
<email>nils.wallmenius@gmail.com</email>
</author>
<published>2016-05-02T16:46:15Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=06ab6832ac06c77332e3b0415977acf68ea364cf'/>
<id>urn:sha1:06ab6832ac06c77332e3b0415977acf68ea364cf</id>
<content type='text'>
All these are compile time constand and the
drm_debugfs_create/remove_files functions take a const
pointer argument.

Reviewed-by: Christian König &lt;christian.koenig@amd.com&gt;
Signed-off-by: Nils Wallménius &lt;nils.wallmenius@gmail.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>Merge drm-fixes into drm-next.</title>
<updated>2016-03-13T23:46:02Z</updated>
<author>
<name>Dave Airlie</name>
<email>airlied@redhat.com</email>
</author>
<published>2016-03-13T23:42:34Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=9b61c0fcdf0cfd20a85d9856d46142e7f297de0a'/>
<id>urn:sha1:9b61c0fcdf0cfd20a85d9856d46142e7f297de0a</id>
<content type='text'>
Nouveau wanted this to avoid some worse conflicts when I merge that.
</content>
</entry>
<entry>
<title>drm/amdgpu/pm: update current crtc info after setting the powerstate</title>
<updated>2016-03-02T16:01:20Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2016-02-24T22:18:25Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=eda1d1cf8d18383f19cd2b752f786120efa4768f'/>
<id>urn:sha1:eda1d1cf8d18383f19cd2b752f786120efa4768f</id>
<content type='text'>
On CI, we need to see if the number of crtcs changes to determine
whether or not we need to upload the mclk table again.  In practice
we don't currently upload the mclk table again after the initial load.
The only reason you would would be to add new states, e.g., for
arbitrary mclk setting which is not currently supported.

Acked-by: Jordan Lazare &lt;Jordan.Lazare@amd.com&gt;
Acked-by: Christian König &lt;christian.koenig@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>drm/amdgpu/pm: adjust display configuration after powerstate</title>
<updated>2016-02-22T16:31:02Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2016-02-19T22:55:31Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=8e7cedc6f7fe762ffe6e348502be34b11fa79298'/>
<id>urn:sha1:8e7cedc6f7fe762ffe6e348502be34b11fa79298</id>
<content type='text'>
set_power_state defaults to no displays, so we need to update
the display configuration after setting up the powerstate on the
first call. In most cases this is not an issue since ends up
getting called multiple times at any given modeset and the proper
order is achieved in the display changed handling at the top of
the function.

Reviewed-by: Christian König &lt;christian.koenig@amd.com&gt;
Acked-by: Jordan Lazare &lt;Jordan.Lazare@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>drm/amdgpu/pm: add some checks for PX</title>
<updated>2016-02-22T16:30:56Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2016-02-19T20:30:15Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=0c67df48597f0e60eaf7f187ee38f6ccce56561e'/>
<id>urn:sha1:0c67df48597f0e60eaf7f187ee38f6ccce56561e</id>
<content type='text'>
I.e., doesn't make sense to change power states or check the
temperature when the asic is powered off.

Reviewed-by: Christian König &lt;christian.koenig@amd.com&gt;
Acked-by: Harry Wentland &lt;harry.wentland@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: fix locking in force performance level</title>
<updated>2016-02-22T16:30:50Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2016-02-19T20:18:45Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=10f950f640e689336af0a0d587a4b3c26a73cd44'/>
<id>urn:sha1:10f950f640e689336af0a0d587a4b3c26a73cd44</id>
<content type='text'>
Looks like a copy paste typo when we added powerplay
support.

Reviewed-by: Christian König &lt;christian.koenig@amd.com&gt;
Acked-by: Harry Wentland &lt;harry.wentland@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amd/powerplay: add some sysfs interfaces for powerplay.</title>
<updated>2016-02-10T19:16:59Z</updated>
<author>
<name>Eric Huang</name>
<email>JinHuiEric.Huang@amd.com</email>
</author>
<published>2015-12-11T21:24:34Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=f3898ea12fc1f18a4fa9034b169076e8e72d122a'/>
<id>urn:sha1:f3898ea12fc1f18a4fa9034b169076e8e72d122a</id>
<content type='text'>
The new sysfs interfaces:
pp_num_states: Read-only, return the number of all pp states, 0 if powerplay is not available.
pp_cur_state: Read-only, return the index number of current pp state.
pp_force_state: Read-write, to write a power state index will switch to selected state forcedly and
		enable forced state mode, disable forced state mode. such as "echo &gt;...".
pp_table: Read-write, binary output, to be used to read or write the dpm table, the maximum
		file size is 4KB of page size.
pp_dpm_sclk: Read-write, reading will return a dpm levels list, to write an index number will force
		powerplay to set the corresponding dpm level.
pp_dpm_mclk: same as sclk.
pp_dpm_pcie: same as sclk.

And add new setting "manual" to the existing interface power_dpm_force_performance_level.

Reviewed-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Signed-off-by: Eric Huang &lt;JinHuiEric.Huang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: remove the ring lock v2</title>
<updated>2016-02-10T19:16:58Z</updated>
<author>
<name>Christian König</name>
<email>christian.koenig@amd.com</email>
</author>
<published>2016-01-21T10:28:53Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=a27de35caab59bacf5c47713856739f86ec06e43'/>
<id>urn:sha1:a27de35caab59bacf5c47713856739f86ec06e43</id>
<content type='text'>
It's not needed any more because all access goes through the scheduler now.

v2: Update commit message.

Signed-off-by: Christian König &lt;christian.koenig@amd.com&gt;
Reviewed-by: Chunming Zhou &lt;david1.zhou@amd.com&gt;
Acked-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
</feed>
