<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/drivers/gpu/drm/amd/amdgpu/si.c, branch v5.0</title>
<subtitle>Mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/
</subtitle>
<id>https://git.shady.money/linux/atom?h=v5.0</id>
<link rel='self' href='https://git.shady.money/linux/atom?h=v5.0'/>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/'/>
<updated>2018-10-10T19:48:11Z</updated>
<entry>
<title>drm/amdgpu: Change SI/CI gfx/sdma/smu init sequence</title>
<updated>2018-10-10T19:48:11Z</updated>
<author>
<name>Rex Zhu</name>
<email>Rex.Zhu@amd.com</email>
</author>
<published>2018-09-30T09:32:36Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=3089aa2248943e62a875840862c0103b47e8420c'/>
<id>urn:sha1:3089aa2248943e62a875840862c0103b47e8420c</id>
<content type='text'>
initialize gfx/sdma before dpm features enabled.

Acked-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Signed-off-by: Rex Zhu &lt;Rex.Zhu@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu/si: implement asic need_full_reset callback</title>
<updated>2018-04-11T18:07:57Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2018-04-03T18:27:14Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=0a881af83cf8d0a9d270f63dd378f4eefda60c48'/>
<id>urn:sha1:0a881af83cf8d0a9d270f63dd378f4eefda60c48</id>
<content type='text'>
Used to check on a per SoC basis whether the SoC needs
a full reset of a per IP soft reset.

Reviewed-by: Christian König &lt;christian.koenig@amd.com&gt;
Reviewed-by: Huang Rui &lt;ray.huang@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu/si: implement get/set pcie_lanes asic callback</title>
<updated>2018-04-03T18:08:45Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2018-04-03T17:54:33Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=20ca25e86c56f5490bdc80318f4fc06466e4c21b'/>
<id>urn:sha1:20ca25e86c56f5490bdc80318f4fc06466e4c21b</id>
<content type='text'>
Required for dpm setup on some asics. Fixes a NULL dereference
on asics that require it.

Acked-by: Christian König &lt;christian.koenig@amd.com&gt;
Bug: https://bugs.freedesktop.org/show_bug.cgi?id=102553
Tested-by: Abel Garcia Dorta &lt;mercuriete@yahoo.es&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>drm/amdgpu: Remove wrapper layer of smu ip functions</title>
<updated>2018-03-15T14:57:50Z</updated>
<author>
<name>Rex Zhu</name>
<email>Rex.Zhu@amd.com</email>
</author>
<published>2018-03-12T11:52:23Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=b905090d2bae2e6189511714a7b88691b439c5a1'/>
<id>urn:sha1:b905090d2bae2e6189511714a7b88691b439c5a1</id>
<content type='text'>
1. delete amdgpu_powerplay.c used for wrapping smu ip functions
2. delete struct pp_instance,
3. make struct hwmgr as the smu hw handle.

Reviewed-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Reviewed-by: Evan Quan &lt;evan.quan@amd.com&gt;
Signed-off-by: Rex Zhu &lt;Rex.Zhu@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: used cached pcie gen info for SI (v2)</title>
<updated>2018-03-05T18:30:55Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2018-02-26T16:05:10Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=0bf6718537cf1112cbe2d7c4349188d7e89be90c'/>
<id>urn:sha1:0bf6718537cf1112cbe2d7c4349188d7e89be90c</id>
<content type='text'>
Rather than querying it every time we need it.
Also fixes a crash in VM pass through if there is no
root bridge because the cached value fetch already checks
this properly.

v2: fix includes

Fixes: https://bugs.freedesktop.org/show_bug.cgi?id=105244
Acked-by: Christian König &lt;christian.koenig@amd.com&gt;
Reviewed-by: Rex Zhu&lt;rezhu@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>drm/amdgpu: add optional ring to *_hdp callbacks</title>
<updated>2018-02-19T19:18:20Z</updated>
<author>
<name>Christian König</name>
<email>christian.koenig@amd.com</email>
</author>
<published>2018-01-19T13:17:40Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=698825653fdf1a696e1b9458ed9fc4aa2c6587d4'/>
<id>urn:sha1:698825653fdf1a696e1b9458ed9fc4aa2c6587d4</id>
<content type='text'>
This adds an optional ring to the invalidate_hdp and flush_hdp
callbacks. If the ring isn't specified or the emit_wreg function not
available the HDP operation will be done with the CPU otherwise by
writing on the ring.

Signed-off-by: Christian König &lt;christian.koenig@amd.com&gt;
Acked-by: Chunming Zhou &lt;david1.zhou@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: add HDP asic callbacks for SI</title>
<updated>2018-02-19T19:17:12Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2017-09-06T22:05:43Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=2d5e0807edf3a3ff44e52ab8ab3cfd675f6c8dad'/>
<id>urn:sha1:2d5e0807edf3a3ff44e52ab8ab3cfd675f6c8dad</id>
<content type='text'>
Needed to flush and invalidate the HDP block using the CPU.

Reviewed-by: Christian König &lt;christian.koenig@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Signed-off-by: Samuel Li &lt;Samuel.Li@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: rename ip block helper functions</title>
<updated>2017-12-18T15:59:40Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2017-12-15T21:18:00Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=2990a1fc012e1bb4523a54d2c27eebc21a2c7e7e'/>
<id>urn:sha1:2990a1fc012e1bb4523a54d2c27eebc21a2c7e7e</id>
<content type='text'>
add device to the name for consistency.

Acked-by: Christian König &lt;christian.koenig@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: rename amdgpu_program_register_sequence</title>
<updated>2017-12-18T15:59:13Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2017-12-14T21:20:19Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=9c3f2b54746f764e1b695797c78bc46b8713f067'/>
<id>urn:sha1:9c3f2b54746f764e1b695797c78bc46b8713f067</id>
<content type='text'>
add device for consistency with other functions in this file.

Acked-by: Christian König &lt;christian.koenig@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: remove nonsense const u32 cast on ARRAY_SIZE result</title>
<updated>2017-12-06T17:47:21Z</updated>
<author>
<name>Christian König</name>
<email>christian.koenig@amd.com</email>
</author>
<published>2017-11-03T14:59:25Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=c47b41a79ab5e8faec9aea6c4a06c4d1e4d1132f'/>
<id>urn:sha1:c47b41a79ab5e8faec9aea6c4a06c4d1e4d1132f</id>
<content type='text'>
Not sure what that should originally been good for, but it doesn't seem
to make any sense any more.

Signed-off-by: Christian König &lt;christian.koenig@amd.com&gt;
Reviewed-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
</feed>
