<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/drivers/gpu/drm/amd/amdgpu/si.c, branch v6.0</title>
<subtitle>Mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/
</subtitle>
<id>https://git.shady.money/linux/atom?h=v6.0</id>
<link rel='self' href='https://git.shady.money/linux/atom?h=v6.0'/>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/'/>
<updated>2022-02-17T20:59:05Z</updated>
<entry>
<title>drm/amd: Refactor `amdgpu_aspm` to be evaluated per device</title>
<updated>2022-02-17T20:59:05Z</updated>
<author>
<name>Mario Limonciello</name>
<email>mario.limonciello@amd.com</email>
</author>
<published>2022-02-17T05:19:58Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=0ab5d711ec74d9e60673900974806b7688857947'/>
<id>urn:sha1:0ab5d711ec74d9e60673900974806b7688857947</id>
<content type='text'>
Evaluating `pcie_aspm_enabled` as part of driver probe has the implication
that if one PCIe bridge with an AMD GPU connected doesn't support ASPM
then none of them do.  This is an invalid assumption as the PCIe core will
configure ASPM for individual PCIe bridges.

Create a new helper function that can be called by individual dGPUs to
react to the `amdgpu_aspm` module parameter without having negative results
for other dGPUs on the PCIe bus.

Suggested-by: Lijo Lazar &lt;lijo.lazar@amd.com&gt;
Reviewed-by: Lijo Lazar &lt;lijo.lazar@amd.com&gt;
Signed-off-by: Mario Limonciello &lt;mario.limonciello@amd.com&gt;
Reviewed-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: replace dce_virtual with amdgpu_vkms (v3)</title>
<updated>2021-08-06T01:17:58Z</updated>
<author>
<name>Ryan Taylor</name>
<email>Ryan.Taylor@amd.com</email>
</author>
<published>2021-06-18T20:16:37Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=733ee71ae0d03a8b03711dca8bc94c8ac05a6bc3'/>
<id>urn:sha1:733ee71ae0d03a8b03711dca8bc94c8ac05a6bc3</id>
<content type='text'>
Move dce_virtual into amdgpu_vkms and update all references to
dce_virtual with amdgpu_vkms.

v2: Removed more references to dce_virtual.

v3: Restored display modes from previous implementation.

Signed-off-by: Ryan Taylor &lt;Ryan.Taylor@amd.com&gt;
Reported-by: kernel test robot &lt;lkp@intel.com&gt;
Suggested-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Reviewed-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu/codec: drop the internal codec index</title>
<updated>2021-02-26T22:23:49Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2021-02-02T16:11:45Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=6f786950b1ff051c6dd913b1bb3aaa9b57befcbf'/>
<id>urn:sha1:6f786950b1ff051c6dd913b1bb3aaa9b57befcbf</id>
<content type='text'>
And just use the ioctl index.  They are the same.

Reviewed-by: Christian König &lt;christian.koenig@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: add video decode/encode cap tables and asic callbacks (v3)</title>
<updated>2021-02-26T22:23:49Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2021-01-07T23:48:12Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=3b246e8b6a97b7786f49433effea2aff39e58166'/>
<id>urn:sha1:3b246e8b6a97b7786f49433effea2aff39e58166</id>
<content type='text'>
For each asic family.  Will be used to populate tables
for the new INFO ioctl query.

v2: add max_pixels_per_frame to handle the portrait case
v3: fix copy paste typos

Reviewed-by: Christian König &lt;christian.koenig@amd.com&gt;
Reviewed-by: Leo Liu &lt;leo.liu@amd.com&gt; (v1)
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu/si: add PCI reset support</title>
<updated>2021-02-09T20:29:57Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2021-02-04T16:13:53Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=ffbfd081b47cf4b23dc6e2923534ad8984fe6ec6'/>
<id>urn:sha1:ffbfd081b47cf4b23dc6e2923534ad8984fe6ec6</id>
<content type='text'>
Use generic PCI reset for GPU reset if the user specifies
PCI reset as the reset mechanism.  This should in general
only be used for validation.

Acked-by: Evan Quan &lt;evan.quan@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu/si: minor clean up of reset code</title>
<updated>2021-02-09T20:29:40Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2021-02-04T15:31:38Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=25bd55276b5ab4d27312749849cae42415eebfb5'/>
<id>urn:sha1:25bd55276b5ab4d27312749849cae42415eebfb5</id>
<content type='text'>
Drop duplicate reset method logging, whitespace changes.

Acked-by: Evan Quan &lt;evan.quan@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: improve code indentation and alignment</title>
<updated>2020-11-02T20:34:31Z</updated>
<author>
<name>Deepak R Varma</name>
<email>mh12gx2825@gmail.com</email>
</author>
<published>2020-11-02T17:20:50Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=94ba290da1a9708e52039f38fff1eb4f97ff852a'/>
<id>urn:sha1:94ba290da1a9708e52039f38fff1eb4f97ff852a</id>
<content type='text'>
General code indentation and alignment changes such as replace spaces
by tabs or align function arguments as per the coding style
guidelines. The patch covers various .c files for this driver.
Issue reported by checkpatch script.

Signed-off-by: Deepak R Varma &lt;mh12gx2825@gmail.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amd/amdgpu: fix comparison pointer to bool warning in si.c</title>
<updated>2020-09-15T21:52:43Z</updated>
<author>
<name>Zheng Bin</name>
<email>zhengbin13@huawei.com</email>
</author>
<published>2020-09-09T13:07:17Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=e66cdf250e7cba9fa7308b179fceeb2fdcbed3ba'/>
<id>urn:sha1:e66cdf250e7cba9fa7308b179fceeb2fdcbed3ba</id>
<content type='text'>
Fixes coccicheck warning:

drivers/gpu/drm/amd/amdgpu/si.c:1342:5-10: WARNING: Comparison to bool

Acked-by: Christian König &lt;christian.koenig@amd.com&gt;
Signed-off-by: Zheng Bin &lt;zhengbin13@huawei.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: add pre_asic_init callback for SI</title>
<updated>2020-08-26T20:40:18Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2020-08-19T21:02:41Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=632d9f9492a9e62a85447ba3203f8f4ca6a5de0e'/>
<id>urn:sha1:632d9f9492a9e62a85447ba3203f8f4ca6a5de0e</id>
<content type='text'>
Nothing to do for this family.

Acked-by: Nirmoy Das &lt;nirmoy.das@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/amdgpu: note what type of reset we are using</title>
<updated>2020-08-14T21:03:20Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2020-08-11T16:02:21Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=11043b7a995c18ea725c956825d1dfcbbdd8e78b'/>
<id>urn:sha1:11043b7a995c18ea725c956825d1dfcbbdd8e78b</id>
<content type='text'>
When we reset the GPU, note what type of reset will be
used.  This makes debugging different reset scenarios
more clear as the driver may use different reset
methods depending on conditions on the system.

Acked-by: Nirmoy Das &lt;nirmoy.das@amd.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
</feed>
