<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux/drivers/gpu/drm/radeon, branch v3.7</title>
<subtitle>Mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/
</subtitle>
<id>https://git.shady.money/linux/atom?h=v3.7</id>
<link rel='self' href='https://git.shady.money/linux/atom?h=v3.7'/>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/'/>
<updated>2012-11-27T21:59:03Z</updated>
<entry>
<title>radeon: fix pll/ctrc mapping on dce2 and dce3 hardware</title>
<updated>2012-11-27T21:59:03Z</updated>
<author>
<name>Jerome Glisse</name>
<email>jglisse@redhat.com</email>
</author>
<published>2012-11-27T21:12:29Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=fc58acdbf153f12783b80cb19c04cc9de121b518'/>
<id>urn:sha1:fc58acdbf153f12783b80cb19c04cc9de121b518</id>
<content type='text'>
This fix black screen on resume issue that some people are
experiencing. There is a bug in the atombios code regarding
pll/crtc mapping. The atombios code reverse the logic for
the pll and crtc mapping.

agd5f: drop unnecessary crtc id check, cc stable in case
we miss 3.7.

This fixes the root cause that was worked around by commits:
drm/radeon: allocate PPLLs from low to high
drm/radeon/dce3: switch back to old pll allocation order for discrete

Signed-off-by: Jerome Glisse &lt;jglisse@redhat.com&gt;
Reviewed-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>radeon: add AGPMode 1 quirk for RV250</title>
<updated>2012-11-20T16:47:32Z</updated>
<author>
<name>Paul Bolle</name>
<email>pebolle@tiscali.nl</email>
</author>
<published>2012-11-19T20:17:31Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=45171002b01b2e2ec4f991eca81ffd8430fd0aec'/>
<id>urn:sha1:45171002b01b2e2ec4f991eca81ffd8430fd0aec</id>
<content type='text'>
The Intel 82855PM host bridge / Mobility FireGL 9000 RV250 combination
in an (outdated) ThinkPad T41 needs AGPMode 1 for suspend/resume (under
KMS, that is). So add a quirk for it.

(Change R250 to RV250 in comment for preceding quirk too.)

Signed-off-by: Paul Bolle &lt;pebolle@tiscali.nl&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>drm/radeon: properly track the crtc not_enabled case evergreen_mc_stop()</title>
<updated>2012-11-20T16:47:32Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2012-11-19T14:11:27Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=804cc4a0ad3a896ca295f771a28c6eb36ced7903'/>
<id>urn:sha1:804cc4a0ad3a896ca295f771a28c6eb36ced7903</id>
<content type='text'>
The save struct is not initialized previously so explicitly
mark the crtcs as not used when they are not in use.

Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
</content>
</entry>
<entry>
<title>drm/radeon: fix logic error in atombios_encoders.c</title>
<updated>2012-11-15T14:17:29Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2012-11-14T14:10:39Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=b9196395c905edec512dfd6690428084228c16ec'/>
<id>urn:sha1:b9196395c905edec512dfd6690428084228c16ec</id>
<content type='text'>
Fixes:
https://bugzilla.kernel.org/show_bug.cgi?id=50431

Reported-by: David Binderman &lt;dcb314@hotmail.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
Reviewed-by: Michel Dänzer &lt;michel.daenzer@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/radeon/si: add some missing regs to the VM reg checker</title>
<updated>2012-11-08T15:24:19Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2012-11-08T15:13:24Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=f418b88aad0c42b4caf4d79a0cf8d14a5d0a2284'/>
<id>urn:sha1:f418b88aad0c42b4caf4d79a0cf8d14a5d0a2284</id>
<content type='text'>
This register is needed for streamout to work properly.

Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
Reviewed-by: Michel Dänzer &lt;michel.daenzer@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/radeon/cayman: add some missing regs to the VM reg checker</title>
<updated>2012-11-08T15:24:07Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2012-11-08T15:08:04Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=860fe2f05fa2eacac84368e23547ec8cf3cc6652'/>
<id>urn:sha1:860fe2f05fa2eacac84368e23547ec8cf3cc6652</id>
<content type='text'>
These regs were being wronly rejected leading to rendering
issues.

fixes:
https://bugs.freedesktop.org/show_bug.cgi?id=56876

Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: stable@vger.kernel.org
Reviewed-by: Michel Dänzer &lt;michel.daenzer@amd.com&gt;
</content>
</entry>
<entry>
<title>drm/radeon/dce3: switch back to old pll allocation order for discrete</title>
<updated>2012-11-07T14:14:47Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2012-11-05T15:16:12Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=1e4db5f2b48401e7ac68e1b9b5323938223a6d15'/>
<id>urn:sha1:1e4db5f2b48401e7ac68e1b9b5323938223a6d15</id>
<content type='text'>
The order shouldn't matter, but this seems to cause regressions for
certain specific cases.  This should fix it for now.  We probably
need to investigate a proper fix in the next development cycle.

Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Cc: Andy Furniss &lt;andyqos@ukfsn.org&gt;
</content>
</entry>
<entry>
<title>drm/radeon: fix typo in evergreen_mc_resume()</title>
<updated>2012-11-07T00:53:49Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2012-11-05T16:34:58Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=695ddeb457584a602f2ba117d08ce37cf6ec1589'/>
<id>urn:sha1:695ddeb457584a602f2ba117d08ce37cf6ec1589</id>
<content type='text'>
Add missing index that may have led us to enabling
more crtcs than necessary.

May also fix:
https://bugs.freedesktop.org/show_bug.cgi?id=56139

Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Reviewed-by: Michel Dänzer &lt;michel.daenzer@amd.com&gt;
Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
</content>
</entry>
<entry>
<title>drm/radeon: add load detection support for ext DAC on R200 (v2)</title>
<updated>2012-11-01T14:34:34Z</updated>
<author>
<name>Alex Deucher</name>
<email>alexander.deucher@amd.com</email>
</author>
<published>2012-10-31T15:51:03Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=6d9cdfc27115b5d4a32906b25a6b2f89920b0366'/>
<id>urn:sha1:6d9cdfc27115b5d4a32906b25a6b2f89920b0366</id>
<content type='text'>
The R200 asics use an external DAC for the secondary DAC.
The current KMS code tries to use code for the integrated
TV DAC for R200 which leads to unpredictable results since
R200 does not have an integrated TV DAC. This patch ports
the external DAC load detection support from the UMS
driver to KMS.

v2: fix typo in loop break logic

Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
Reviewed-by: Egbert Eich &lt;eich@suse.de&gt;
</content>
</entry>
<entry>
<title>DRM/radeon: For single CRTC GPUs move handling of CRTC_CRT_ON to crtc_dpms().</title>
<updated>2012-11-01T14:34:34Z</updated>
<author>
<name>Egbert Eich</name>
<email>eich@suse.de</email>
</author>
<published>2012-10-29T12:46:48Z</published>
<link rel='alternate' type='text/html' href='https://git.shady.money/linux/commit/?id=f8c4d701ae3477f41fdc95592caa476617988a53'/>
<id>urn:sha1:f8c4d701ae3477f41fdc95592caa476617988a53</id>
<content type='text'>
On all dual CRTC GPUs the CRTC_CRT_ON in the RADEON_CRTC_EXT_CNTL register
 controls the CRTC of the primary DAC. Therefore it is set in the DAC DMPS
function.
This is different for GPU's with a single CRTC but a primary and a
TV DAC: here it controls the single CRTC no matter where it is routed.
Therefore we set it here. This avoids an elaborate on/off state tracking
since both primary_dac_dpms() and tv_dac_dpms() functions would have
to touch this bit.
On single CRTC GPUs with just one DAC it's irrelevant where this bit
is handled.

agd5f: fix warning

Signed-off-by: Egbert Eich &lt;eich@suse.de&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
</feed>
