summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorLines
2018-11-01drm/i915/icl: Fix DSS_CTL register namesAnusha Srivatsa-11/+11
2018-11-02drm/i915/icl+: Sanitize port to PLL mappingImre Deak-0/+28
2018-11-02drm/i915: Configure AUX_CH_CTL when enabling the AUX power domainImre Deak-8/+47
2018-11-02drm/i915: Enable AUX power for HDMI DDI/TypeC main link tooImre Deak-3/+9
2018-11-02drm/i915: Enable AUX power earlierImre Deak-32/+36
2018-11-02drm/i915: Use a helper to get the aux power domainImre Deak-44/+56
2018-11-02drm/i915: Init aux_ch for HDMI ports tooImre Deak-1/+3
2018-11-02drm/i915: Move aux_ch to intel_digital_portImre Deak-14/+28
2018-11-02drm/i915: Move intel_aux_ch() to intel_bios.cImre Deak-49/+47
2018-11-01drm/i915/icl: WaAllowUMDToModifySamplerModeOscar Mateo-0/+5
2018-11-01drm/i915/icl: WaAllowUMDToModifyHalfSliceChicken7Oscar Mateo-0/+2
2018-11-01drm/i915/icl: Implement Display WA_1405510057Radhakrishna Sripada-1/+10
2018-11-01drm/i915/icl: Add WaEnable32PlaneModeRadhakrishna Sripada-0/+5
2018-11-01drm/i915: Remove CNL from WA 827Rodrigo Vivi-2/+2
2018-11-01drm/i915: Define WA 0870 and kill dead code.Rodrigo Vivi-6/+1
2018-11-01drm/i915: Kill WA 0826Rodrigo Vivi-11/+0
2018-11-01drm/i915: Kill WA 0528Rodrigo Vivi-14/+0
2018-11-01drm/i915/icl: Fix DC9 Suspend for ICL.Anusha Srivatsa-1/+1
2018-11-01drm/i915/icl: Add DSS_CTL RegistersAnusha Srivatsa-0/+33
2018-11-01drm/i915/icl: Don't wait for empty FIFOMadhav Chauhan-1/+3
2018-11-01drm/i915/icl: Find DSI presence for ICLMadhav Chauhan-6/+18
2018-11-01drm/i915/icl: Add DSI packet payload/header registersMadhav Chauhan-0/+22
2018-10-31drm/i915/ICL: Add pre_pll_enable hook for ICL and set DFLEXDPMLE in this hookManasi Navare-0/+49
2018-10-31drm/i915/icl: Fix the macros for DFLEXDPMLE register bitsManasi Navare-2/+6
2018-10-31drm/i915/icl: Fix crash when getting DPLL of a MST encoder in TC portsJosé Roberto de Souza-2/+10
2018-10-31drm/i915: Initialize panel_vdd_work only for eDP portsJosé Roberto de Souza-3/+2
2018-10-31drm/i915/icl: Set TC type to unknown when a sudden disconnection happenJosé Roberto de Souza-3/+4
2018-10-31drm/i915/icl: Set TC type to unknown in the disconnection flowJosé Roberto de Souza-7/+10
2018-10-31drm/i915/debugfs: Do not print cached information of a disconnected sinkJosé Roberto de Souza-10/+11
2018-10-31drm/i915: Fix error handling for the NV12 fb dimensions checkVille Syrjälä-1/+1
2018-10-31drm/i915: Use intel_panel_actually_set_backlight() to disable PWM backlightVille Syrjälä-1/+1
2018-10-31drm/dp: Define payload size for DP SDP PPS packetManasi Navare-0/+1
2018-10-31drm/i915/dp: Validate modes using max Output BPP and slice count when DSC sup...Manasi Navare-1/+30
2018-10-31drm/i915/dp: Add helpers for Compressed BPP and Slice Count for DSCManasi Navare-0/+108
2018-10-31drm/dp: DRM DP helper/macros to get DP sink DSC parametersManasi Navare-0/+120
2018-10-31drm/i915/dp: Cache the DP/eDP DSC DPCD register set on Hotplug/eDP InitManasi Navare-0/+33
2018-10-31drm/dp: Add DP DSC DPCD receiver capability size define and missing SHIFTManasi Navare-0/+6
2018-10-31drm/i915/dsc: Add slice_row_per_frame in DSC PPS programmingAnusha Srivatsa-0/+1
2018-10-31drm/i915/icl: Program HS_TX_TIMEOUT/LP_RX_TIMEOUT/TA_TIMEOUT registersMadhav Chauhan-0/+54
2018-10-31drm/i915/icl: Define DSI timeout registersMadhav Chauhan-0/+43
2018-10-31drm/i915/icl: Disable DSI IO powerMadhav Chauhan-0/+23
2018-10-31drm/i915/icl: Disable DSI portsMadhav Chauhan-0/+23
2018-10-31drm/i915/icl: Disable portsync modeMadhav Chauhan-0/+10
2018-10-31drm/i915/icl: Disable DDI functionMadhav Chauhan-0/+8
2018-10-31drm/i915/icl: Put DSI link in ULPSMadhav Chauhan-0/+26
2018-10-31drm/i915/icl: Power down DSI panelMadhav Chauhan-0/+15
2018-10-31drm/i915/icl: Disable DSI transcodersMadhav Chauhan-0/+26
2018-10-31drm/i915/icl: Turn OFF panel backlightMadhav Chauhan-0/+12
2018-10-31drm/i915/icl: Turn ON panel backlightMadhav Chauhan-0/+6
2018-10-31drm/i915/icl: Wait for header/payload credits releaseMadhav Chauhan-0/+74
generated by cgit v1.2.3 (git 2.46.0) at 2026-05-26 23:05:03 +0000