summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorLines
2017-08-31irqchip/ls-scfg-msi: Add LS1046a MSI supportMinghuan Lian-35/+130
2017-08-31arm64: dts: ls1046a: Add MSI dts nodeMinghuan Lian-0/+32
2017-08-31arm64: dts: ls1043a: Share all MSIsMinghuan Lian-3/+3
2017-08-31arm: dts: ls1021a: Share all MSIsMinghuan Lian-2/+2
2017-08-31arm64: dts: ls1043a: Fix typo of MSI compatible stringMinghuan Lian-3/+3
2017-08-31arm: dts: ls1021a: Fix typo of MSI compatible stringMinghuan Lian-2/+2
2017-08-31irqchip/ls-scfg-msi: Fix typo of MSI compatible stringsMinghuan Lian-5/+7
2017-08-31irqchip/irq-bcm7120-l2: Use correct I/O accessors for irq_fwd_maskFlorian Fainelli-6/+4
2017-08-31irqchip/mmp: Make mmp_intc_conf constBhumika Goyal-2/+2
2017-08-31irqchip/gic: Make irq_chip constBhumika Goyal-1/+1
2017-08-31irqchip/gic-v3: Advertise GICv4 support to KVMMarc Zyngier-0/+4
2017-08-31irqchip/gic-v4: Enable low-level GICv4 operationsMarc Zyngier-2/+18
2017-08-31irqchip/gic-v4: Add some basic documentationMarc Zyngier-0/+71
2017-08-31irqchip/gic-v4: Add VLPI configuration interfaceMarc Zyngier-0/+46
2017-08-31irqchip/gic-v4: Add VPE command interfaceMarc Zyngier-0/+27
2017-08-31irqchip/gic-v4: Add per-VM VPE domain creationMarc Zyngier-0/+77
2017-08-31irqchip/gic-v3-its: Set implementation defined bit to enable VLPIsMarc Zyngier-2/+6
2017-08-31irqchip/gic-v3-its: Allow doorbell interrupts to be injected/clearedMarc Zyngier-0/+31
2017-08-31irqchip/gic-v3-its: Move pending doorbell after VMOVPMarc Zyngier-2/+32
2017-08-31irqchip/gic-v3-its: Add device proxy for VPE management if !DirectLpiMarc Zyngier-6/+147
2017-08-31irqchip/gic-v3-its: Make LPI allocation optional on device creationMarc Zyngier-7/+14
2017-08-31irqchip/gic-v3-its: Add VPE interrupt maskingMarc Zyngier-0/+41
2017-08-31irqchip/gic-v3-its: Add VPE affinity changesMarc Zyngier-0/+96
2017-08-31irqchip/gic-v3-its: Add VPE invalidation hookMarc Zyngier-0/+4
2017-08-31irqchip/gic-v3-its: Add VPE schedulingMarc Zyngier-0/+143
2017-08-31irqchip/gic-v3-its: Add VPENDBASER/VPROPBASER accessorsMarc Zyngier-0/+38
2017-08-31irqchip/gic-v3-its: Add VPE irq domain [de]activationMarc Zyngier-0/+102
2017-08-31irqchip/gic-v3-its: Add VPE irq domain allocation/teardownMarc Zyngier-0/+169
2017-08-31irqchip/gic-v3-its: Add VPE domain infrastructureMarc Zyngier-1/+30
2017-08-31irqchip/gic-v3-its: Add VLPI configuration handlingMarc Zyngier-5/+70
2017-08-31irqchip/gic-v3-its: Add VLPI map/unmap operationsMarc Zyngier-3/+247
2017-08-31irqchip/gic-v3-its: Add VLPI configuration hookMarc Zyngier-0/+24
2017-08-31irqchip/gic-v3-its: Add GICv4 ITS command definitionsMarc Zyngier-1/+13
2017-08-31irqchip/gic-v4: Add management structure definitionsMarc Zyngier-0/+92
2017-08-23irqchip/gic-v3-its: Generalize LPI configurationMarc Zyngier-10/+11
2017-08-23irqchip/gic-v3-its: Generalize device table allocationMarc Zyngier-10/+16
2017-08-23irqchip/gic-v3-its: Rework LPI freeingMarc Zyngier-6/+7
2017-08-23irqchip/gic-v3-its: Split out pending table allocationMarc Zyngier-9/+20
2017-08-23irqchip/gic-v3-its: Allow use of indirect VCPU tablesMarc Zyngier-8/+17
2017-08-23irqchip/gic-v3-its: Split out property table allocationMarc Zyngier-10/+21
2017-08-23irqchip/gic-v3-its: Implement irq_set_irqchip_state for pending stateMarc Zyngier-0/+78
2017-08-23irqchip/gic-v3-its: Macro-ize its_send_single_commandMarc Zyngier-37/+47
2017-08-23irqchip/gic-v3-its: Add probing for VLPI propertiesMarc Zyngier-4/+72
2017-08-23irqchip/gic-v3-its: Move LPI definitions aroundMarc Zyngier-12/+13
2017-08-23irqchip/gic-v3: Add VLPI/DirectLPI discoveryMarc Zyngier-1/+26
2017-08-23irqchip/gic-v3: Add redistributor iteratorMarc Zyngier-22/+47
2017-08-23genirq: Let irq_set_vcpu_affinity() iterate over hierarchyMarc Zyngier-2/+12
2017-08-23irqchip: Convert to using %pOF instead of full_nameRob Herring-56/+50
2017-08-23irqchip: Add UniPhier AIDET irqchip driverMasahiro Yamada-0/+303
2017-08-19irqchip/gic-v3-its: Properly handle command queue wrappingMarc Zyngier-1/+7
generated by cgit v1.2.3 (git 2.46.0) at 2026-05-26 22:55:10 +0000