summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorLines
2023-09-29drm/i915: Warn on if set frontbuffer return value is not NULL on releaseJouni Högander-2/+3
2023-09-28drm/i915/fdi: Recompute state for affected CRTCs on FDI linksImre Deak-0/+52
2023-09-28drm/i915/fdi: Improve FDI BW sharing between pipe B and CImre Deak-40/+140
2023-09-28drm/i915: Add helpers for BW management on shared display linksImre Deak-5/+311
2023-09-28drm/i915: Factor out a helper to check/compute all the CRTC statesImre Deak-32/+46
2023-09-28drm/i915: Rename intel_modeset_all_pipes() to intel_modeset_all_pipes_late()Imre Deak-7/+7
2023-09-28drm/i915: Add helper to modeset a set of pipesImre Deak-21/+83
2023-09-28drm/i915/dp: Limit the output link bpp in DSC modeImre Deak-0/+12
2023-09-28drm/i915/dp: Update the link bpp limits for DSC modeImre Deak-22/+108
2023-09-28drm/i915/dp: Skip computing a non-DSC link config if DSC is neededImre Deak-14/+33
2023-09-28drm/i915/dp: Track the pipe and link bpp limits separatelyImre Deak-18/+45
2023-09-28drm/i915/dp: Factor out helpers to compute the link limitsImre Deak-45/+68
2023-09-27drm/i915/dsb: Use DEwake to combat PkgC latencyVille Syrjälä-14/+82
2023-09-27drm/i915: Introduce intel_crtc_scanline_to_hw()Ville Syrjälä-0/+15
2023-09-27drm/i915: Introduce skl_watermark_max_latency()Ville Syrjälä-0/+16
2023-09-27drm/i915/dsb: Evade transcoder undelayed vblank when using DSBVille Syrjälä-1/+4
2023-09-27drm/i915/dsb: Use non-posted register writes for legacy LUTVille Syrjälä-0/+11
2023-09-27drm/i915/dsb: Load LUTs using the DSB during vblankVille Syrjälä-7/+32
2023-09-27drm/i915/dsb: Don't use DSB to load the LUTs during full modesetVille Syrjälä-0/+4
2023-09-27drm/i915/dsb: Add support for non-posted DSB registers writesVille Syrjälä-0/+23
2023-09-27drm/i915/dsb: Introduce intel_dsb_reg_write_masked()Ville Syrjälä-0/+20
2023-09-27drm/i915/dsb: Introduce intel_dsb_noop()Ville Syrjälä-0/+10
2023-09-27drm/i915/dsb: Define the contents of some intstructions bit betterVille Syrjälä-4/+8
2023-09-27drm/i915/dsb: Define more DSB bitsVille Syrjälä-0/+31
2023-09-27drm/i915/dsb: Use non-locked register accessVille Syrjälä-9/+9
2023-09-26drm/i915/cx0: prefer forward declarations over includesJani Nikula-6/+8
2023-09-26drm/i915/dp: refactor aux_ch_name()Jani Nikula-18/+25
2023-09-25drm/i915/irq: Clear GFX_MSTR_IRQ as part of IRQ resetGustavo Sousa-0/+2
2023-09-25drm/i915: Zap some empty linesTvrtko Ursulin-7/+0
2023-09-22drm/i915/display: Print display info inside driver display initializationBalasubramani Vivekanandan-2/+5
2023-09-21drm/i915/bios: Fixup h/vsync_end instead of h/vtotalVille Syrjälä-8/+15
2023-09-21drm/i915/lnl: Start using CDCLK through PLLStanislav Lisovskiy-2/+8
2023-09-21drm/i915/xe2lpd: Add DC state supportMatt Roper-1/+21
2023-09-21drm/i915/xe2lpd: Add display power wellRavi Kumar Vodapalli-1/+82
2023-09-21drm/i915/lnl: Add CDCLK tableStanislav Lisovskiy-1/+29
2023-09-21drm/i915/lnl: Add gmbus/ddc supportLucas De Marchi-2/+6
2023-09-21drm/i915/xe2lpd: Extend Wa_15010685871Lucas De Marchi-3/+4
2023-09-21drm/i915/xe2lpd: Add support for HPDGustavo Sousa-2/+19
2023-09-21drm/i915/xe2lpd: Enable odd size and panning for planar yuvJuha-Pekka Heikkilä-0/+8
2023-09-21drm/i915/xe2lpd: Read pin assignment from IOMLuca Coelho-0/+29
2023-09-21drm/i915/xe2lpd: Handle port AUX interruptsGustavo Sousa-4/+8
2023-09-21drm/i915/xe2lpd: Re-order DP AUX regsLucas De Marchi-9/+24
2023-09-21drm/i915/display: Use _PICK_EVEN_2RANGES() in DP AUX regsLucas De Marchi-20/+10
2023-09-21drm/i915/display: Fix style and conventions for DP AUX regsLucas De Marchi-37/+35
2023-09-21drm/i915/xe2lpd: Register DE_RRMR has been removedClint Taylor-1/+1
2023-09-21drm/i915/xe2lpd: Don't try to program PLANE_AUX_DISTMatt Roper-1/+1
2023-09-21drm/i915/xe2lpd: Treat cursor plane as regular plane for DDB allocationStanislav Lisovskiy-10/+12
2023-09-21drm/i915/xe2lpd: Add fake PCHGustavo Sousa-1/+6
2023-09-21drm/i915: Re-order if/else ladder in intel_detect_pch()Lucas De Marchi-5/+8
2023-09-21drm/i915/display: Remove FBC capability from fused off pipesClint Taylor-0/+3
generated by cgit v1.2.3 (git 2.46.0) at 2026-05-27 00:03:27 +0000