aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/bin/stackcollapse-report (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2025-07-02clk: renesas: r9a09g057: Add support for xspi mux and dividerLad Prabhakar1-1/+22
2025-07-02clk: renesas: r9a09g056: Add support for xspi mux and dividerLad Prabhakar1-1/+24
2025-07-02clk: renesas: r9a09g077: Add RIIC module clocksLad Prabhakar1-0/+3
2025-07-02clk: renesas: r9a09g077: Add PLL2 and SDHI clock supportLad Prabhakar1-1/+11
2025-07-02clk: renesas: rzv2h: Drop redundant base pointer from pll_clkLad Prabhakar1-3/+0
2025-07-02clk: renesas: r9a09g057: Add entries for the RSPIsFabrizio Castro1-0/+24
2025-07-02dt-bindings: clock: renesas,r9a09g077/87: Add SDHI_CLKHS clock IDLad Prabhakar2-0/+2
2025-07-02dt-bindings: clock: renesas,r9a09g056/57-cpg: Add XSPI core clockLad Prabhakar2-0/+2
2025-06-26clk: renesas: rzv2h: Add missing include fileFabrizio Castro1-0/+1
2025-06-24clk: renesas: rzv2h: Use devm_kmemdup_array()Raag Jadav1-2/+2
2025-06-19clk: renesas: Add CPG/MSSR support to RZ/N2H SoCLad Prabhakar4-0/+13
2025-06-19clk: renesas: r9a09g077: Add PCLKL core clockLad Prabhakar1-1/+2
2025-06-19dt-bindings: clock: renesas,cpg-mssr: Document RZ/N2H supportLad Prabhakar2-1/+32
2025-06-19dt-bindings: soc: renesas: Document RZ/N2H (R9A09G087) SoCPaul Barker1-0/+10
2025-06-19dt-bindings: clock: renesas,r9a09g077: Add PCLKL core clock IDLad Prabhakar1-0/+1
2025-06-19clk: renesas: r9a09g047: Add I3C0 clocks and resetsTommaso Merciai1-0/+8
2025-06-13clk: renesas: rzv2h: Fix missing CLK_SET_RATE_PARENT flag for ddiv clocksLad Prabhakar1-0/+1
2025-06-10clk: renesas: rzg2l: Rename mstp_clock to mod_clockGeert Uytterhoeven1-22/+22
2025-06-10clk: renesas: r9a09g056: Add clock and reset entries for USB2.0Lad Prabhakar1-0/+10
2025-06-10Revert "dt-bindings: clock: renesas,rzg2l-cpg: Update #power-domain-cells = <...Claudiu Beznea1-17/+1
2025-06-10dt-bindings: clock: rzg2l: Drop power domain IDsClaudiu Beznea4-240/+0
2025-06-10clk: renesas: rzg2l: Drop MSTOP based power domain supportClaudiu Beznea2-242/+17
2025-06-10clk: renesas: r9a08g045: Drop power domain instantiationClaudiu Beznea1-123/+93
2025-06-10clk: renesas: rzg2l: Add support for MSTOP in clock enable/disable APIClaudiu Beznea6-266/+517
2025-06-10clk: renesas: rzg2l: Add macro to loop through module clocksClaudiu Beznea1-9/+9
2025-06-10clk: renesas: Add support for R9A09G077 SoCThierry Bultel5-2/+346
2025-06-10clk: renesas: Pass sub struct of cpg_mssr_priv to cpg_clk_registerThierry Bultel10-71/+88
2025-06-10clk: renesas: rzg2l: Move pointers after hw memberClaudiu Beznea1-4/+4
2025-06-10clk: renesas: rzg2l: Postpone updating priv->clks[]Claudiu Beznea1-4/+4
2025-06-10clk: renesas: r9a09g056: Add clocks and resets for Mali-G31 GPULad Prabhakar1-0/+16
2025-06-10clk: renesas: r9a09g056: Add clock and reset entries for WDT controllersLad Prabhakar1-0/+20
2025-06-10clk: renesas: r9a09g056: Add clock and reset entries for RIIC controllersLad Prabhakar1-0/+27
2025-06-10clk: renesas: r9a09g056-cpg: Add clock and reset entries for OSTM instancesLad Prabhakar1-0/+26
2025-06-10clk: renesas: r9a09g056-cpg: Add clock and reset entries for GBETH0/1Lad Prabhakar1-0/+66
2025-06-10clk: renesas: r9a09g057: Add clock and reset entries for GBETH0/1Lad Prabhakar2-0/+71
2025-06-10clk: renesas: rzv2h: Skip monitor checks for external clocksLad Prabhakar2-6/+41
2025-06-08Linux 6.16-rc1v6.16-rc1Linus Torvalds1-2/+2
2025-06-08tools/power turbostat: version 2025.06.08Len Brown1-37/+36
2025-06-08tools/power turbostat: Add initial support for BartlettLakeZhang Rui1-0/+1
2025-06-08tools/power turbostat: Add initial support for DMRZhang Rui1-0/+18
2025-06-08tools/power turbostat: Dump RAPL sysfs infoZhang Rui1-0/+156
2025-06-08tools/power turbostat: Avoid probing the same perf countersZhang Rui1-0/+15
2025-06-08tools/power turbostat: Allow probing RAPL with platform_features->rapl_msrs c...Zhang Rui1-25/+24
2025-06-08tools/power turbostat: Clean up add perf/msr counter logicZhang Rui1-7/+18
2025-06-08tools/power turbostat: Introduce add_msr_counter()Zhang Rui1-9/+23
2025-06-08tools/power turbostat: Remove add_msr_perf_counter_()Zhang Rui1-12/+8
2025-06-08tools/power turbostat: Remove add_cstate_perf_counter_()Zhang Rui1-13/+9
2025-06-08tools/power turbostat: Remove add_rapl_perf_counter_()Zhang Rui1-15/+10
2025-06-08tools/power turbostat: Quit early for unsupported RAPL countersZhang Rui1-1/+4
2025-06-08tools/power turbostat: Always check rapl_joules flagZhang Rui1-3/+9
generated by cgit v1.2.3 (git 2.39.1) at 2026-01-05 14:18:28 +0000