aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/stackcollapse.py (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2022-12-09drm/i915: Improve PPS debugsVille Syrjälä1-66/+128
2022-12-09drm/i915: Fix whitespaceVille Syrjälä1-1/+1
2022-12-09drm/i915: Print the PPS registers using consistent formatVille Syrjälä1-3/+4
2022-12-09drm/i915: Reject unusable power sequencersVille Syrjälä4-11/+38
2022-12-09drm/i915: Extend dual PPS handlind for ICP+Ville Syrjälä1-12/+32
2022-12-09drm/i915: Try to use the correct power sequencer intiially on bxt/glkVille Syrjälä3-17/+102
2022-12-09drm/i915: Generalize the PPS vlv_pipe_check() stuffVille Syrjälä1-16/+11
2022-12-09drm/i915: Do panel VBT init early if the VBT declares an explicit panel typeVille Syrjälä9-26/+61
2022-12-09drm/i915: Introduce intel_panel_init_alloc()Ville Syrjälä3-1/+9
2022-12-09drm/i915/display: no need for gt/gen8_ppgtt.hJani Nikula1-2/+0
2022-12-09drm/i915/display: Don't disable DDI/Transcoder when setting phy test patternKhaled Almahallawy1-59/+0
2022-12-08drm/i915/vrr: Be more careful with the bits in TRANS_VRR_CTLVille Syrjälä1-13/+23
2022-12-08drm/i915/vrr: Reorder transcoder vs. vrr enable/disableVille Syrjälä1-4/+4
2022-12-08drm/i915/vrr: Fix guardband/vblank exit length calculation for adl+Ville Syrjälä1-3/+3
2022-12-08drm/i915/vrr: Make registers latch in a consitent place on icl/tglVille Syrjälä1-11/+2
2022-12-08drm/i915: Fix VLV/CHV HDMI/DP audio enableVille Syrjälä2-8/+21
2022-12-08drm/i915/tc: switch to intel_de_* register accessors in display codeJani Nikula1-37/+18
2022-12-08drm/i915/snps: switch to intel_de_* register accessors in display codeJani Nikula1-8/+7
2022-12-08drm/i915/wm: switch to intel_de_* register accessors in display codeJani Nikula1-24/+18
2022-12-08drm/i915/gmbus: switch to intel_de_* register accessors in display codeJani Nikula1-29/+17
2022-12-08drm/i915/dp-aux: switch to intel_de_* register accessors in display codeJani Nikula1-16/+13
2022-12-08drm/i915/dmc: switch to intel_de_* register accessors in display codeJani Nikula1-3/+3
2022-12-08drm/i915/power: switch to intel_de_* register accessors in display codeJani Nikula1-1/+1
2022-12-08drm/i915/crt: switch to intel_de_* register accessors in display codeJani Nikula1-23/+19
2022-12-08drm/i915/crt: drop a bunch of unnecessary register variablesJani Nikula1-24/+15
2022-12-08drm/i915/de: return the old register value from intel_de_rmw()Jani Nikula1-2/+2
2022-12-08drm/i915/de: Add more macros to remove all direct calls to uncoreMaarten Lankhorst1-0/+35
2022-12-07drm/i915/backlight: convert DRM_DEBUG_KMS() to drm_dbg_kms()Jani Nikula1-2/+2
2022-12-07drm/i915/backlight: drop drm_device local variables in favor of i915Jani Nikula1-11/+11
2022-12-07drm/i915/backlight: mass rename dev_priv to i915Jani Nikula1-269/+248
2022-12-07drm/i915/backlight: drop DISPLAY_MMIO_BASE() use from backlight registersJani Nikula1-3/+3
2022-12-07drm/i915/backlight: use VLV_DISPLAY_BASE for VLV/CHV backlight registersJani Nikula1-12/+9
2022-12-07drm/i915: Fix documentation for intel_uncore_forcewake_put__lockedMiaoqian Lin1-2/+2
2022-12-07drm/i915/fbc: drop uncore locking around i8xx/i965 fbc nukeJani Nikula1-4/+0
2022-11-30drm/i915/hdmi: SPD infoframe update for discreteTaylor, Clinton A1-1/+6
2022-11-30drm/i915/dmc: Update DG2 DMC version to v2.08Gustavo Sousa1-2/+2
2022-11-30drm/i915/dsc: Refactor dsc gen checksSwati Sharma3-10/+8
2022-11-29drm/i915/dsi: fix VBT send packet port selection for dual link DSIMikko Kovanen1-2/+2
2022-11-29drm/i915/bios: fix a memory leak in generate_lfp_data_ptrsXia Fukun1-1/+1
2022-11-23drm/i915/dvo: Log about what was detected on which DVO portVille Syrjälä1-0/+4
2022-11-23drm/i915/dvo: Extract intel_dvo_regs.hVille Syrjälä3-44/+55
2022-11-23drm/i915/dvo: Use intel_de_rmw() for DVO enable/disableVille Syrjälä1-6/+5
2022-11-23drm/i915/dvo: Use REG_BIT() & co. for DVO registersVille Syrjälä2-33/+37
2022-11-23drm/i915/dvo: Rename the "active data order" bitsVille Syrjälä2-6/+6
2022-11-23drm/i915/dvo: Define a few more DVO register bitsVille Syrjälä2-2/+5
2022-11-23drm/i915/dvo: Parametrize DVO/DVO_SRCDIM registersVille Syrjälä3-54/+37
2022-11-23drm/i915/dvo/sil164: Fix suspend/resumeVille Syrjälä1-0/+11
2022-11-23drm/i915/dvo/sil164: Nuke pointless return statementsVille Syrjälä1-2/+0
2022-11-23drm/i915/dvo/ch7xxx: Fix suspend/resumeVille Syrjälä1-2/+20
2022-11-23drm/i915/hti: avoid theoretically possible negative shiftJani Nikula1-0/+3
generated by cgit v1.2.3 (git 2.39.1) at 2026-02-01 19:48:53 +0000