aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/stackcollapse.py (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2020-04-03drm/i915: Implement port sync for SKL+Ville Syrjälä3-20/+59
2020-04-03drm/i915: Store cpu_transcoder_mask in device infoVille Syrjälä7-30/+54
2020-04-03drm/i915: Avoid setting timer->expires to 0Chris Wilson1-1/+2
2020-04-03drm/i915: Keep a per-engine request poolChris Wilson4-5/+34
2020-04-02drm/i915/tgl: Make Wa_14010229206 permanentSwathi Dhanavanthri1-6/+6
2020-04-02drm/i915/selftests: Check for has-reset before testing hostile contextsChris Wilson1-0/+3
2020-04-02drm/i915/gem: Utilize rcu iteration of context enginesChris Wilson1-28/+31
2020-04-02drm/i915/execlists: Peek at the next submission for error interruptsChris Wilson1-1/+40
2020-04-02drm/i915/uc: Cleanup kerneldoc warningsChris Wilson2-4/+1
2020-04-02drm/i915/gem: Drop cached obj->bind_countChris Wilson12-83/+13
2020-04-01drm/i915/gt: Make fence revocation unequivocalChris Wilson4-20/+19
2020-04-01drm/i915/gt: Store the fence details on the fenceChris Wilson2-60/+37
2020-04-01drm/i915/gt: Only wait for GPU activity before unbinding a GGTT fenceChris Wilson3-4/+28
2020-04-01drm/i915/gem: Try allocating va from free spaceChris Wilson1-25/+43
2020-04-01drm/i915/gt: fix spelling mistake "undeflow" -> "underflow"Chen Zhou1-1/+1
2020-04-01drm/i915/gt: Align engine dump active/pendingChris Wilson1-1/+1
2020-03-31drm/i915/gem: Ignore readonly failures when updating relocsChris Wilson1-4/+2
2020-03-31drm/i915/gt: Fill all the unused space in the GGTTChris Wilson1-10/+27
2020-03-31drm/i915: Report all failed registers for ctx isolationMika Kuoppala1-12/+13
2020-03-31drm/i915/gt: Include the execlists CCID of each port in the engine dumpChris Wilson1-49/+56
2020-03-31drm/i915/execlists: Pause CS flow before resetChris Wilson1-0/+1
2020-03-31drm/i915/selftests: Tidy up an error message for live_error_interruptChris Wilson1-4/+5
2020-03-31drm/i915/gt: Include a few tracek for timeslicingChris Wilson2-3/+23
2020-03-31drm/i915: Defer kicking the tasklet until all rescheduling is completeChris Wilson1-0/+4
2020-03-31drm/i915/tc/icl: Update TC vswing tablesJosé Roberto de Souza1-20/+73
2020-03-31drm/i915/dp/ehl: Update vswing table for HBR and RBRJosé Roberto de Souza1-5/+4
2020-03-31drm/i915/dp: Return the right vswing tablesJosé Roberto de Souza1-2/+3
2020-03-31drm/i915/icl+: Don't enable DDI IO power on a TypeC port in TBT modeImre Deak1-1/+5
2020-03-31drm/i915/execlists: Double check breadcrumb before crying foulChris Wilson1-7/+27
2020-03-31drm/i915/perf: don't read head/tail pointers outside critical sectionLionel Landwerlin1-2/+5
2020-03-30drm/i915/execlists: Explicitly reset both reg and context runtimeChris Wilson1-11/+13
2020-03-30drm/i915/gem: Split eb_vma into its own allocationChris Wilson1-58/+73
2020-03-30drm/i915/perf: Schedule oa_config after modifying the contextsChris Wilson2-57/+102
2020-03-30drm/i915: Wrap i915_active in a simple kreffed structChris Wilson2-0/+57
2020-03-30drm/i915: Allow for different modes of interruptible i915_active_waitChris Wilson3-8/+14
2020-03-30drm/i915/selftests: Check timeout before flush and cond checksChris Wilson1-9/+24
2020-03-30drm/i915/execlists: Include priority info in trace_portsChris Wilson1-8/+21
2020-03-30drm/i915/huc: Fix HuC register used in debugfsMichal Wajdeczko1-2/+2
2020-03-30drm/i915/huc: Add more errors for I915_PARAM_HUC_STATUSMichal Wajdeczko1-4/+18
2020-03-27drm/i915/tgl: Add definitions for VRR registers and bitsAditya Swarup1-0/+90
2020-03-27drm/i915/execlists: Workaround switching back to a completed contextChris Wilson1-3/+23
2020-03-27drm/i915: Include port sync state in the state dumpVille Syrjälä1-0/+5
2020-03-27drm/i915: Use REG_FIELD_PREP() & co. for TRANS_DDI_FUNC_CTL2Ville Syrjälä2-10/+6
2020-03-27drm/i915: Move icl_get_trans_port_sync_config() into the DDI codeVille Syrjälä2-59/+54
2020-03-27drm/i915: Drop usless master_transcoder assignmentsVille Syrjälä1-2/+0
2020-03-27drm/i915: Move TRANS_DDI_FUNC_CTL2 programming where it belongsVille Syrjälä2-67/+40
2020-03-27drm/i915/mst: Use .compute_config_late() to compute master transcoderVille Syrjälä1-47/+51
2020-03-27drm/i915: Differentiate between aliasing-ppgtt and ggtt pinningChris Wilson1-3/+22
2020-03-27drm: Constify adjusted_mode a bitVille Syrjälä1-2/+4
2020-03-27drm/i915: Get rid of silly void* from MST codeVille Syrjälä1-4/+4
generated by cgit v1.2.3 (git 2.39.1) at 2026-02-13 15:56:11 +0000