aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2023-02-23drm/i915: Extract {i9xx,i965)_error_mask()Ville Syrjälä1-21/+25
2023-02-23drm/i915: Dump PGTBL_ER on gen2/3/4 error interruptVille Syrjälä1-0/+6
2023-02-23drm/i915: Undo rmw damage to gen3 error interrupt handlerVille Syrjälä1-5/+5
2023-02-23drm/i915: Mark FIFO underrun disabled earlierVille Syrjälä4-18/+32
2023-02-23drm/i915/audio: Track audio state per-transcoderVille Syrjälä4-50/+48
2023-02-21drm/i915/display/power: use intel_de_rmw if possibleAndrzej Hajda2-92/+39
2023-02-20drm/i915: Remove pointless register readVille Syrjälä1-2/+2
2023-02-20drm/i915: Sprinkle some FIXMEs about TGL+ DSI transcoder timing messVille Syrjälä2-1/+7
2023-02-20drm/i915: Configure TRANS_SET_CONTEXT_LATENCY correctly on ADL+Ville Syrjälä1-3/+25
2023-02-20drm/i915/dsb: Skip DSB command buffer setup if we have no LUTsVille Syrjälä1-0/+3
2023-02-20drm/i915/dsb: Nuke the DSB debugVille Syrjälä1-5/+0
2023-02-20drm/i915/dsb: Allow vblank synchronized DSB executionVille Syrjälä3-3/+6
2023-02-20drm/i915/dsb: Define more DSB registersVille Syrjälä1-2/+48
2023-02-20drm/i915/psr: Stop clobbering TRANS_SET_CONTEXT_LATENCYVille Syrjälä1-13/+0
2023-02-17drm/i915: Define transcoder timing register bitmasksVille Syrjälä4-36/+75
2023-02-17drm/i915: Add local adjusted_mode variableVille Syrjälä1-19/+16
2023-02-17drm/i915: Define the "unmodified vblank" interrupt bitVille Syrjälä1-0/+1
2023-02-17drm/i915: Dump blanking start/endVille Syrjälä1-7/+9
2023-02-17drm/i915: s/PIPECONF/TRANSCONF/Ville Syrjälä17-198/+199
2023-02-17drm/i915: Give CPU transcoder timing registers TRANS_ prefixVille Syrjälä8-127/+129
2023-02-17drm/i915: Flatten intel_ddi_{enable,disable}_transcoder_clock()Ville Syrjälä1-19/+20
2023-02-17drm/i915: Rename intel_ddi_{enable,disable}_pipe_clock()Ville Syrjälä4-17/+17
2023-02-17drm/i915: Fix platform default aux ch for sklVille Syrjälä1-2/+12
2023-02-17drm/i915: Pimp encoder ddc_pin/aux_ch debug messagesVille Syrjälä2-8/+12
2023-02-17drm/i915: Restructure intel_bios_port_aux_ch()Ville Syrjälä8-23/+47
2023-02-16drm/i915/hwmon: Enable PL1 limit when writing limit value to HWAshutosh Dixit1-2/+3
2023-02-16drm/i915/hwmon: Replace hwm_field_scale_and_write with hwm_power_max_writeAshutosh Dixit1-20/+16
2023-02-16drm/i915: Use encoder->devdata moreVille Syrjälä5-64/+30
2023-02-16drm/i915: Add a few more debugs for failed framebuffer creationVille Syrjälä1-0/+2
2023-02-16drm/i915: Don't leak the DPT if drm_framebuffer_init() failsVille Syrjälä1-1/+4
2023-02-16drm/i915: Reduce ELD hex dumps a bitVille Syrjälä1-0/+20
2023-02-16drm/i915: Include connector id+name in all backlight debugs/errorsVille Syrjälä2-43/+72
2023-02-16drm/i915/quirks: Add inverted backlight quirk for HP 14-r206nvMavroudis Chatzilaridis1-0/+2
2023-02-16drm/i915/display/misc: use intel_de_rmw if possibleAndrzej Hajda4-26/+11
2023-02-16drm/i915/display/interfaces: use intel_de_rmw if possibleAndrzej Hajda3-60/+22
2023-02-16drm/i915/display/panel: use intel_de_rmw if possible in panel related codeAndrzej Hajda3-76/+37
2023-02-16drm/i915/display/hdmi: use intel_de_rmw if possibleAndrzej Hajda3-41/+22
2023-02-16drm/i915/display/pch: use intel_de_rmw if possibleAndrzej Hajda2-38/+13
2023-02-16drm/i915/display/phys: use intel_de_rmw if possibleAndrzej Hajda2-65/+29
2023-02-16drm/i915/display/dpll: use intel_de_rmw if possibleAndrzej Hajda1-112/+53
2023-02-16drm/i915/display/core: use intel_de_rmw if possibleAndrzej Hajda2-23/+16
2023-02-16drm/i915/wm: remove ILK+ nop funcs fallbackJani Nikula1-13/+1
2023-02-16drm/i915: rename intel_pm_types.h -> display/intel_wm_types.hJani Nikula4-6/+6
2023-02-16drm/i915/wm: move watermark debugfs to intel_wm.cJani Nikula3-217/+229
2023-02-16drm/i915/wm: warn about ilk_wm_sanitize() on display ver 9+Jani Nikula1-0/+3
2023-02-16drm/i915/wm: move ILK watermark sanitization to i9xx_wm.[ch]Jani Nikula4-121/+125
2023-02-16drm/i915: Copy highest enabled wm level to disabled wm levels for gen >= 9Stanislav Lisovskiy1-11/+15
2023-02-16drm/i915/display: Add 480 MHz CDCLK steps for RPL-UChaitanya Kumar Borah1-0/+26
2023-02-16drm/i915: Add RPL-U sub platformChaitanya Kumar Borah4-4/+18
2023-02-16drm/i915: Clean up g4x+ sprite TILEOFF programmingVille Syrjälä1-1/+2
generated by cgit v1.2.3 (git 2.39.1) at 2026-02-03 20:26:19 +0000