aboutsummaryrefslogtreecommitdiffstats
path: root/scripts/objdiff
diff options
context:
space:
mode:
authorRahul Lakkireddy <rahul.lakkireddy@chelsio.com>2020-03-18 16:24:51 +0530
committerDavid S. Miller <davem@davemloft.net>2020-03-18 16:39:03 -0700
commit8d174351f285a27139abf72515eaf86fa6394e34 (patch)
tree0f69e63b8fd8a2426743bf3b1f0420d31cbcf9d6 /scripts/objdiff
parentnetfilter: revert introduction of egress hook (diff)
downloadlinux-8d174351f285a27139abf72515eaf86fa6394e34.tar.gz
linux-8d174351f285a27139abf72515eaf86fa6394e34.zip
cxgb4: rework TC filter rule insertion across regions
Chelsio NICs have 3 filter regions, in following order of priority: 1. High Priority (HPFILTER) region (Highest Priority). 2. HASH region. 3. Normal FILTER region (Lowest Priority). Currently, there's a 1-to-1 mapping between the prio value passed by TC and the filter region index. However, it's possible to have multiple TC rules with the same prio value. In this case, if a region is exhausted, no attempt is made to try inserting the rule in the next available region. So, rework and remove the 1-to-1 mapping. Instead, dynamically select the region to insert the filter rule, as long as the new rule's prio value doesn't conflict with existing rules across all the 3 regions. Signed-off-by: Rahul Lakkireddy <rahul.lakkireddy@chelsio.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'scripts/objdiff')
0 files changed, 0 insertions, 0 deletions
1fe3e67d98635f159dba8b170d08f6521&follow=1'>ALSA: firewire-lib: fix wrong value as length of header for CIP_NO_HEADER caseTakashi Sakamoto1-2/+1 2024-07-27Revert "firewire: Annotate struct fw_iso_packet with __counted_by()"Takashi Sakamoto1-3/+2 2024-07-26minmax: avoid overly complicated constant expressions in VM codeLinus Torvalds2-2/+9 2024-07-26minmax: avoid overly complex min()/max() macro arguments in xenLinus Torvalds1-2/+3 2024-07-26nilfs2: handle inconsistent state in nilfs_btnode_create_block()Ryusuke Konishi2-7/+22 2024-07-26selftests/mm: skip test for non-LPA2 and non-LVA systemsDev Jain1-1/+15 2024-07-26mm/page_alloc: fix pcp->count race between drain_pages_zone() vs __rmqueue_pc...Li Zhijian1-7/+11 2024-07-26mm: memcg: add cacheline padding after lruvec in mem_cgroup_per_nodeRoman Gushchin1-0/+1 2024-07-26alloc_tag: outline and export free_reserved_page()Suren Baghdasaryan2-15/+18 2024-07-26decompress_bunzip2: fix rare decompression failureRoss Lagerwall1-1/+2 2024-07-26mm/huge_memory: avoid PMD-size page cache if neededGavin Shan2-5/+19 2024-07-26mm: huge_memory: use !CONFIG_64BIT to relax huge page alignment on 32 bit mac...Yang Shi1-1/+1 2024-07-26mm: fix old/young bit handling in the faulting pathRam Tummala1-1/+1 2024-07-26dt-bindings: arm: update James Clark's email addressJames Clark2-2/+2 2024-07-26MAINTAINERS: mailmap: update James Clark's email addressJames Clark2-2/+3 2024-07-26dt-bindings: iio: adc: ad7192: Fix 'single-channel' constraintsRob Herring (Arm)1-3/+2 2024-07-26tools/power turbostat: version 2024.07.26Len Brown1-53/+52 2024-07-26tools/power turbostat: Include umask=%x in perf counter's configPatryk Wlazlyn1-10/+50 2024-07-26tools/power turbostat: Document PMT in turbostat.8Patryk Wlazlyn1-0/+65 2024-07-26tools/power turbostat: Add MTL's PMT DC6 builtin counterPatryk Wlazlyn1-1/+69 2024-07-26tools/power turbostat: Add early support for PMT countersPatryk Wlazlyn1-2/+766