diff options
| author | Kajol Jain <kjain@linux.ibm.com> | 2022-06-10 19:11:08 +0530 |
|---|---|---|
| committer | Michael Ellerman <mpe@ellerman.id.au> | 2022-06-29 08:57:44 +1000 |
| commit | 291c01ed207d83c8910e0fb21944e6ef84021956 (patch) | |
| tree | 261f19558a1fcb77f7bbcfe0e31e5298f7f2137c /tools/perf/scripts/python/bin/stackcollapse-report | |
| parent | selftests/powerpc/pmu: Add selftest for group constraint check for MMCR0 l2l3... (diff) | |
| download | linux-291c01ed207d83c8910e0fb21944e6ef84021956.tar.gz linux-291c01ed207d83c8910e0fb21944e6ef84021956.zip | |
selftests/powerpc/pmu: Add selftest for group constraint check for MMCR1 cache bits
Data and instruction cache qualifier bits in the event code is used to
program cache select field in Monitor Mode Control Register 1 (MMCR1:
16-17). When scheduling events as a group, all events in that group
should match value in these bits. Otherwise event open for the sibling
events will fail.
Testcase uses event code "0x1100fc" as leader and other events like
"0x23e054" and "0x13e054" as sibling events to checks for l1 cache
select field constraints via perf interface.
Signed-off-by: Kajol Jain <kjain@linux.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20220610134113.62991-31-atrajeev@linux.vnet.ibm.com
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-report')
0 files changed, 0 insertions, 0 deletions