diff options
| author | Michal Wajdeczko <michal.wajdeczko@intel.com> | 2025-09-28 16:00:28 +0200 |
|---|---|---|
| committer | Michal Wajdeczko <michal.wajdeczko@intel.com> | 2025-09-30 00:03:52 +0200 |
| commit | 486d7f1bd14fc104c20be13fe8f9632f2e8d08be (patch) | |
| tree | bccf93fcba0d61662be5e8f179500cfc307de0af /tools/perf/scripts/python/bin/stackcollapse-report | |
| parent | 8cd71c40e989124425fbc97f1495f54db078c6d4 (diff) | |
| download | linux-486d7f1bd14fc104c20be13fe8f9632f2e8d08be.tar.gz linux-486d7f1bd14fc104c20be13fe8f9632f2e8d08be.zip | |
drm/xe/pf: Make GGTT/LMEM debugfs files per-tile
Due to initial design of the Xe debugfs, the GGTT and LMEM files
were defined on the primary GT, instead of being per-tile.
While PF provisioning code is now still maintaining GGTT and LMEM
also on the per primary-GT level, this will be refactored soon,
but we can fix debugfs layout now, as part of the new SR-IOV tree.
For backward compatibility we will provide some symlinks that can
be removed once our tools will be fully converted.
As we are making all those changes in the user facing interface,
take this as apportunity to also start replacing the "LMEM" term,
used by the SR-IOV code, with the "VRAM" term, used by Xe driver.
Signed-off-by: Michal Wajdeczko <michal.wajdeczko@intel.com>
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
Link: https://lore.kernel.org/r/20250928140029.198847-7-michal.wajdeczko@intel.com
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-report')
0 files changed, 0 insertions, 0 deletions