diff options
| author | Chen-Yu Tsai <wens@csie.org> | 2017-02-14 11:35:23 +0800 |
|---|---|---|
| committer | Maxime Ripard <maxime.ripard@free-electrons.com> | 2017-03-06 10:25:56 +0100 |
| commit | 845d6b0ff92d2c8151892c81f2050b873d7a7ef7 (patch) | |
| tree | 873f001cee80840bf6f9185c2aa239e01ddedf95 /tools/perf/scripts/python/bin/stackcollapse-report | |
| parent | clk: sunxi-ng: sun6i: Fix enable bit offset for hdmi-ddc module clock (diff) | |
| download | linux-845d6b0ff92d2c8151892c81f2050b873d7a7ef7.tar.gz linux-845d6b0ff92d2c8151892c81f2050b873d7a7ef7.zip | |
clk: sunxi-ng: gate: Support common pre-dividers
Some clock gates have a pre-divider between the source input and the
gate itself. A notable example is the HSIC 12 MHz clock found on the
A83T, which has the 24 MHz main oscillator as its input, and a /2
pre-divider.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'tools/perf/scripts/python/bin/stackcollapse-report')
0 files changed, 0 insertions, 0 deletions