aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/event_analyzing_sample.py
diff options
context:
space:
mode:
authorAthira Rajeev <atrajeev@linux.vnet.ibm.com>2020-07-23 03:32:37 -0400
committerMichael Ellerman <mpe@ellerman.id.au>2020-07-26 23:34:23 +1000
commit65156f2b1d9d5bf3fd0eac54b0a7fd515c92773c (patch)
treec716bcfb139aae54a306f0ec4b48d5554f58b467 /tools/perf/scripts/python/event_analyzing_sample.py
parentpowerpc/powernv/sriov: Remove vfs_expanded (diff)
downloadlinux-65156f2b1d9d5bf3fd0eac54b0a7fd515c92773c.tar.gz
linux-65156f2b1d9d5bf3fd0eac54b0a7fd515c92773c.zip
powerpc/perf: Initialize power10 PMU registers in cpu setup routine
Initialize Monitor Mode Control Register 3 (MMCR3) SPR which is new in power10. For PowerISA v3.1, BHRB disable is controlled via Monitor Mode Control Register A (MMCRA) bit, namely "BHRB Recording Disable (BHRBRD)". This patch also initializes MMCRA BHRBRD to disable BHRB feature at boot for power10. Reported-by: kernel test robot <lkp@intel.com> Signed-off-by: Athira Rajeev <atrajeev@linux.vnet.ibm.com> Reviewed-by: Jordan Niethe <jniethe5@gmail.com> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au> Link: https://lore.kernel.org/r/1595489557-2047-1-git-send-email-atrajeev@linux.vnet.ibm.com
Diffstat (limited to 'tools/perf/scripts/python/event_analyzing_sample.py')
0 files changed, 0 insertions, 0 deletions