aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/flamegraph.py
diff options
context:
space:
mode:
authorWingMan Kwok <w-kwok2@ti.com>2016-12-19 17:55:57 -0500
committerDavid S. Miller <davem@davemloft.net>2016-12-20 14:07:17 -0500
commit4c0ef2319a6cc3506db2a546b9e6294ec635eb90 (patch)
treef7a88eb29edd33a1c64cb33812bca07ece505d93 /tools/perf/scripts/python/flamegraph.py
parentnet: netcp: ethss: fix errors in ethtool ops (diff)
downloadlinux-4c0ef2319a6cc3506db2a546b9e6294ec635eb90.tar.gz
linux-4c0ef2319a6cc3506db2a546b9e6294ec635eb90.zip
net: netcp: ethss: fix 10gbe host port tx pri map configuration
This patch adds the missing 10gbe host port tx priority map configurations. Signed-off-by: WingMan Kwok <w-kwok2@ti.com> Signed-off-by: Murali Karicheri <m-karicheri2@ti.com> Signed-off-by: Sekhar Nori <nsekhar@ti.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'tools/perf/scripts/python/flamegraph.py')
0 files changed, 0 insertions, 0 deletions
pan='5' class='logmsg'> This device tree will break existing kernels that do not have the clk patches applied (no clocksource, as we don't know the speed of the APB clock. You can boot if you pass a lpj value on the command line, but won't have a uart). Older device trees running with the newer kernel will function as well as pre-4.16 kernels. That is, that some IP blocks (i2c, pwm/tach, adc) will not work as the kernel lacks reset controller and clock enabling. This is being changed as existing device trees use fixed-clocks in order to boot without a clk driver. The newly added clk driver provides proper clock support, including gating, so we move the device trees over to properly request clocks. The SCU compatible string is updated as the g4-scu string made it into the tree before we decided on aspeed,astX000-<ip> as the format for the strings. The old string will be removed from the bindings in a future patch. Signed-off-by: Joel Stanley <joel@jms.id.au> 2017-12-21ARM: dts: aspeed: Add LPC and child devicesAndrew Jeffery2-10/+52 Ensure the ordering is correct and add all of the children in the SoC device trees for the ast2400 and ast2500. Signed-off-by: Andrew Jeffery <andrew@aj.id.au> Reviewed-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: Joel Stanley <joel@jms.id.au>