aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/libxed.py
diff options
context:
space:
mode:
authorArnd Bergmann <arnd@arndb.de>2023-01-30 18:15:19 +0100
committerArnd Bergmann <arnd@arndb.de>2023-01-30 18:15:19 +0100
commit3fb0520dcc3a790574846ce6baeb166275d0aa75 (patch)
tree6717a4d58de91959ca2e8bce855913083a4b3b40 /tools/perf/scripts/python/libxed.py
parentMerge tag 'renesas-dts-for-v6.3-tag2' of git://git.kernel.org/pub/scm/linux/k... (diff)
parentdt-bindings: tegra: Allow #{address,size}-cells = <2> (diff)
downloadlinux-3fb0520dcc3a790574846ce6baeb166275d0aa75.tar.gz
linux-3fb0520dcc3a790574846ce6baeb166275d0aa75.zip
Merge tag 'tegra-for-6.3-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt
dt-bindings: Changes for v6.3-rc1 Device tree files for 64-bit ARM Tegra SoCs have recently had to bump the #address-cells and #size-cells to 2 in order to support bus address translations across the entire device tree hierarchy. Explicitly allow this in DT schemas to prevent validation errors. * tag 'tegra-for-6.3-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: dt-bindings: tegra: Allow #{address,size}-cells = <2> Link: https://lore.kernel.org/r/20230127163719.460954-1-thierry.reding@gmail.com Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'tools/perf/scripts/python/libxed.py')
0 files changed, 0 insertions, 0 deletions