diff options
| author | George Shen <George.Shen@amd.com> | 2022-06-02 11:10:25 -0400 |
|---|---|---|
| committer | Alex Deucher <alexander.deucher@amd.com> | 2022-10-06 12:02:32 -0400 |
| commit | f638fe27b817c755e017b8a6ae4b9b4224461941 (patch) | |
| tree | f4298dc29e078382dd669ddf20bbb614bc4fc713 /tools/perf/scripts/python/stackcollapse.py | |
| parent | drm/amd/display: Fix disable DSC logic in the DIO code (diff) | |
| download | linux-f638fe27b817c755e017b8a6ae4b9b4224461941.tar.gz linux-f638fe27b817c755e017b8a6ae4b9b4224461941.zip | |
drm/amd/display: Add missing SDP registers to DCN32 reglist
[Why]
Certain features require the additional DP SDP configuration registers
DP_SEC_CNTL1 and DP_SEC_CNTL5 in order to function correctly.
The DCN32 DIO stream encoder reglist is currently missing these two
registers.
[How]
Add the missing registers to the DCN32 DIO stream encoder reglist.
Reviewed-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>
Signed-off-by: George Shen <George.Shen@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions