aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorThomas Petazzoni <thomas.petazzoni@bootlin.com>2018-08-02 10:56:25 +0200
committerMiquel Raynal <miquel.raynal@bootlin.com>2018-09-04 23:36:55 +0200
commit88aa3bbfc020d14b13d67af3f5c08aa992d82cd8 (patch)
treeb78f280fe0249391e17eca3e511ceeced336dce8 /tools/perf/scripts/python
parentmtd: rawnand: Get rid of the ->read_word() hook (diff)
downloadlinux-88aa3bbfc020d14b13d67af3f5c08aa992d82cd8.tar.gz
linux-88aa3bbfc020d14b13d67af3f5c08aa992d82cd8.zip
mtd: rawnand: marvell: use regmap_update_bits() for syscon access
The marvell_nfc_init() function fiddles with some bits of a system controller on Armada 7K/8K. However, it does a read/modify/write sequence on GENCONF_CLK_GATING_CTRL and GENCONF_ND_CLK_CTRL, which isn't safe from a concurrency point of view, as the regmap lock isn't taken accross the read/modify/write sequence. To solve this issue, use regmap_update_bits(). While at it, since the "reg" variable is no longer needed for the read/modify/write sequences, get rid of it for the regmap_write() to GENCONF_SOC_DEVICE_MUX, and directly pass the value to be written as argument. Fixes: 02f26ecf8c772 ("mtd: nand: add reworked Marvell NAND controller driver") Signed-off-by: Thomas Petazzoni <thomas.petazzoni@bootlin.com> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions
>-1/+1 2014-07-08crypto: dts - Addition of missing SEC compatibile property in c29x device treeNitesh Narayan Lal1-1/+2 2014-07-04crypto: drbg - Use Kconfig to ensure at least one RNG option is setHerbert Xu3-16/+10 2014-07-04crypto: drbg - use of kernel linked listStephan Mueller2-112/+128 2014-07-04crypto: drbg - fix memory corruption for AES192Stephan Mueller1-3/+11 2014-07-03crypto: ux500 - make interrupt mode plausibleArnd Bergmann1-13/+12 2014-07-03crypto: tcrypt - print cra driver name in tcrypt tests outputLuca Clementi1-11/+20