diff options
| author | Pierre Gondois <pierre.gondois@arm.com> | 2023-01-04 19:30:24 +0100 |
|---|---|---|
| committer | Sudeep Holla <sudeep.holla@arm.com> | 2023-01-17 21:59:52 +0000 |
| commit | c3719bd9eeb2edf84bd263d662e36ca0ba262a23 (patch) | |
| tree | 2f007a63a19cdeb9ffcc8138be77e991903ae4ce /tools/perf/scripts/python | |
| parent | Linux 6.2-rc1 (diff) | |
| download | linux-c3719bd9eeb2edf84bd263d662e36ca0ba262a23.tar.gz linux-c3719bd9eeb2edf84bd263d662e36ca0ba262a23.zip | |
cacheinfo: Use RISC-V's init_cache_level() as generic OF implementation
RISC-V's implementation of init_of_cache_level() is following
the Devicetree Specification v0.3 regarding caches, cf.:
- s3.7.3 'Internal (L1) Cache Properties'
- s3.8 'Multi-level and Shared Cache Nodes'
Allow reusing the implementation by moving it.
Also make 'levels', 'leaves' and 'level' unsigned int.
Signed-off-by: Pierre Gondois <pierre.gondois@arm.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Acked-by: Palmer Dabbelt <palmer@rivosinc.com>
Link: https://lore.kernel.org/r/20230104183033.755668-2-pierre.gondois@arm.com
Signed-off-by: Sudeep Holla <sudeep.holla@arm.com>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions