diff options
| author | Qiang Yu <qiang.yu@oss.qualcomm.com> | 2025-11-24 02:24:36 -0800 |
|---|---|---|
| committer | Vinod Koul <vkoul@kernel.org> | 2025-12-23 23:11:04 +0530 |
| commit | ecc12453c8b1aabdedcd663b7e0587f372a2a90d (patch) | |
| tree | 6f8e2e423b00a9edd68aa87f740b9d1d0061a4b9 /tools/perf/scripts/python | |
| parent | 5359da47e066edb3fcd36c7349726913ee8628f2 (diff) | |
| download | linux-ecc12453c8b1aabdedcd663b7e0587f372a2a90d.tar.gz linux-ecc12453c8b1aabdedcd663b7e0587f372a2a90d.zip | |
phy: qcom-qmp: pcs-pcie: Add v8 register offsets
Kaanapali SoC uses QMP phy with version v8 for PCIe Gen3 x2. Add the new
PCS PCIE specific offsets in a dedicated header file.
Signed-off-by: Jingyi Wang <jingyi.wang@oss.qualcomm.com>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org>
Signed-off-by: Qiang Yu <qiang.yu@oss.qualcomm.com>
Link: https://patch.msgid.link/20251124-kaanapali-pcie-phy-v4-3-d04ee9cca83b@oss.qualcomm.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions