aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>2018-02-02 21:33:39 +0300
committerSimon Horman <horms+renesas@verge.net.au>2018-02-12 13:52:08 +0100
commitf3a54d6c17f5ec826ff81e4f9f35a11e63211c53 (patch)
treee0c4fabe957d47c7b026ccee0de5ac9382c0f96d /tools/perf/scripts/python
parentarm64: add Renesas R8A77980 support (diff)
downloadlinux-f3a54d6c17f5ec826ff81e4f9f35a11e63211c53.tar.gz
linux-f3a54d6c17f5ec826ff81e4f9f35a11e63211c53.zip
arm64: dts: renesas: initial R8A77980 SoC device tree
The initial R8A77980 SoC device tree including Cortex-A53 CPU, GIC, timer, CPG, RST, and SYSC. Based on the original (and large) patch by Vladimir Barinov. Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions