summaryrefslogtreecommitdiffstats
path: root/Documentation/arch/riscv
AgeCommit message (Expand)AuthorLines
2026-02-12Merge tag 'riscv-for-linus-7.0-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds-1/+323
2026-02-09Merge tag 'docs-7.0' of git://git.kernel.org/pub/scm/linux/kernel/git/docs/linuxLinus Torvalds-7/+0
2026-01-29riscv: add documentation for shadow stackDeepak Gupta-0/+195
2026-01-29riscv: add documentation for landing pad / indirect branch trackingDeepak Gupta-0/+123
2026-01-29riscv: hwprobe: add support for RISCV_HWPROBE_KEY_IMA_EXT_1Paul Walmsley-1/+5
2026-01-23Documentation: use a source-read extension for the index link boilerplateJani Nikula-7/+0
2026-01-14Documentation: riscv: uabi: Clarify ISA spec version for canonical orderGuodong Xu-1/+3
2025-12-19riscv: hwprobe: export Zilsd and Zclsd ISA extensionsPincheng Wang-0/+8
2025-11-19riscv: hwprobe: Expose Zicbop extension and its block sizeYao Zihong-0/+6
2025-11-19riscv: hwprobe: Export Zalasr extensionXu Lu-1/+4
2025-09-19riscv: hwprobe: Document MIPS xmipsexectl vendor extensionAleksa Paunovic-0/+9
2025-06-05RISC-V: Documentation: Add enough title underlines to CMODXPalmer Dabbelt-2/+2
2025-06-05Merge tag 'riscv-mw1-6.16-rc1' of ssh://gitolite.kernel.org/pub/scm/linux/ker...Palmer Dabbelt-8/+44
2025-06-05riscv: hwprobe: export Zabha extensionAlexandre Ghiti-0/+4
2025-06-05riscv: Documentation: add a description about dynamic ftraceAndy Chiu-7/+39
2025-05-08riscv: hwprobe: Document SiFive xsfvfwmaccqqq vendor extensionCyan Yang-0/+4
2025-05-08riscv: hwprobe: Document SiFive xsfvfnrclipxfqf vendor extensionCyan Yang-0/+4
2025-05-08riscv: hwprobe: Document SiFive xsfvqmaccdod and xsfvqmaccqoq vendor extensionsCyan Yang-0/+14
2025-04-07Documentation: riscv: Fix typo MIMPLID -> MIMPIDNam Cao-1/+1
2025-03-19riscv: hwprobe: export Zaamo and Zalrsc extensionsClément Léger-0/+8
2025-03-18RISC-V: hwprobe: Expose Zicbom extension and its block sizeYunhui Cui-0/+6
2025-03-18Merge patch series "riscv: Add bfloat16 instruction support"Alexandre Ghiti-0/+12
2025-03-18riscv: hwprobe: export bfloat16 ISA extensionInochi Amaoto-0/+12
2025-03-18riscv: hwprobe: export Zicntr and Zihpm extensionsMiquel Sabaté Solà-0/+6
2025-01-18riscv: hwprobe: Document thead vendor extensions and xtheadvector extensionCharlie Jenkins-0/+10
2024-10-24Merge patch series "riscv: Userspace pointer masking and tagged address ABI"Palmer Dabbelt-0/+19
2024-10-24riscv: hwprobe: Export the Supm ISA extensionSamuel Holland-0/+3
2024-10-24riscv: Add support for the tagged address ABISamuel Holland-0/+4
2024-10-24riscv: Add support for userspace pointer maskingSamuel Holland-0/+12
2024-10-18RISC-V: hwprobe: Document unaligned vector perf keyJesse Taube-0/+16
2024-09-17Merge tag 'docs-6.12' of git://git.lwn.net/linuxLinus Torvalds-1/+1
2024-09-05Documentation: Fix spelling mistakesAmit Vadhavana-1/+1
2024-08-29Merge patch series "riscv: mm: Do not restrict mmap address based on hint"Palmer Dabbelt-16/+0
2024-08-29Revert "RISC-V: mm: Document mmap changes"Charlie Jenkins-16/+0
2024-08-14RISC-V: hwprobe: Add SCALAR to misaligned perf definesEvan Green-13/+15
2024-08-14RISC-V: hwprobe: Add MISALIGNED_PERF keyEvan Green-7/+13
2024-07-26RISC-V: Provide the frequency of time CSR via hwprobePalmer Dabbelt-0/+2
2024-07-26riscv: Extend sv39 linear mapping max size to 128GStuart Menefy-5/+6
2024-07-20Merge tag 'riscv-for-linus-6.11-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds-0/+50
2024-07-12Merge patch series "riscv: Apply Zawrs when available"Palmer Dabbelt-0/+4
2024-07-12riscv: hwprobe: export Zawrs ISA extensionAndrew Jones-0/+4
2024-07-11riscv: hwprobe: export highest virtual userspace addressClément Léger-0/+3
2024-07-01documentation: Fix riscv cmodx exampleCharlie Jenkins-2/+2
2024-06-26riscv: hwprobe: export Zcmop ISA extensionClément Léger-0/+4
2024-06-26riscv: hwprobe: export Zca, Zcf, Zcd and Zcb ISA extensionsClément Léger-0/+20
2024-06-26riscv: hwprobe: export Zimop ISA extensionClément Léger-0/+4
2024-05-30riscv: hwprobe: add zve Vector subextensions into hwprobe interfaceAndy Chiu-0/+15
2024-05-30Documentation: RISC-V: uabi: Only scalar misaligned loads are supportedPalmer Dabbelt-1/+3
2024-04-30Merge patch series "riscv: Create and document PR_RISCV_SET_ICACHE_FLUSH_CTX ...Palmer Dabbelt-0/+99
2024-04-28riscv: hwprobe: export Zihintpause ISA extensionClément Léger-0/+4