summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel
AgeCommit message (Expand)AuthorLines
2017-09-04Merge branch 'linus' into locking/core, to fix up conflictsIngo Molnar-23/+4
2017-08-29MIPS: Remove pt_regs adjustments in indirect syscall handlerJames Cowgill-17/+0
2017-08-29MIPS: seccomp: Fix indirect syscall argsJames Hogan-6/+4
2017-08-29smp: Avoid using two cache lines for struct call_single_dataYing Huang-3/+3
2017-08-07MIPS: Fix race on setting and getting cpu_online_maskMatija Glavinic Pecotic-3/+3
2017-07-15Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds-409/+636
2017-07-11MIPS: Fix MIPS I ISA /proc/cpuinfo reportingMaciej W. Rozycki-1/+1
2017-07-11MIPS: Traced negative syscalls should return -ENOSYSJames Hogan-0/+7
2017-07-11MIPS: Negate error syscall return in traceJames Hogan-1/+1
2017-07-11MIPS: MIPS16e2: Report ASE presence in /proc/cpuinfoMaciej W. Rozycki-0/+1
2017-07-10lib/extable.c: use bsearch() library function in search_extable()Thomas Meyer-2/+4
2017-07-05MIPS: MIPS16e2: Subdecode extended LWSP/SWSP instructionsMaciej W. Rozycki-2/+37
2017-07-05MIPS: MIPS16e2: Identify ASE presenceMaciej W. Rozycki-0/+2
2017-07-03Merge branch 'smp-hotplug-for-linus' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds-2/+0
2017-06-30MIPS: Avoid accidental raw backtraceJames Hogan-0/+2
2017-06-30MIPS: Fix IRQ tracing & lockdep when reschedulingPaul Burton-0/+3
2017-06-30MIPS: pm-cps: Drop manual cache-line alignment of ready_countPaul Burton-8/+1
2017-06-29MIPS: Add CPU shared FTLB feature detectionPaul Burton-0/+11
2017-06-29MIPS: CPS: Handle spurious VP starts more gracefullyPaul Burton-1/+6
2017-06-29MIPS: CPS: Handle cores not powering down more gracefullyPaul Burton-3/+24
2017-06-29MIPS: CPS: Prevent multi-core with dcache aliasingPaul Burton-3/+5
2017-06-29MIPS: CM: WARN on attempt to lock invalid VP, not BUGPaul Burton-1/+1
2017-06-29MIPS: CM: Avoid per-core locking with CM3 & higherPaul Burton-6/+32
2017-06-29MIPS: Skip IPI setup if we only have 1 CPUPaul Burton-0/+3
2017-06-29MIPS: Use `pr_debug' for messages from `__compute_return_epc_for_insn'Maciej W. Rozycki-6/+6
2017-06-29MIPS: Fix a typo: s/preset/present/ in r2-to-r6 emulation error messageMaciej W. Rozycki-1/+1
2017-06-29MIPS: Send SIGILL for R6 branches in `__compute_return_epc_for_insn'Maciej W. Rozycki-20/+15
2017-06-29MIPS: Send SIGILL for linked branches in `__compute_return_epc_for_insn'Maciej W. Rozycki-8/+4
2017-06-29MIPS: Rename `sigill_r6' to `sigill_r2r6' in `__compute_return_epc_for_insn'Maciej W. Rozycki-8/+8
2017-06-29MIPS: Send SIGILL for BPOSGE32 in `__compute_return_epc_for_insn'Maciej W. Rozycki-3/+4
2017-06-29MIPS: Actually decode JALX in `__compute_return_epc_for_insn'Maciej W. Rozycki-0/+1
2017-06-29MIPS: cmpxchg: Implement 1 byte & 2 byte cmpxchg()Paul Burton-0/+57
2017-06-29MIPS: cmpxchg: Implement 1 byte & 2 byte xchg()Paul Burton-1/+53
2017-06-29MIPS: unaligned: Add DSP lwx & lhx missaligned access supportMiodrag Dinic-74/+100
2017-06-29MIPS: cmdline: Add support for 'memmap' parameterMiodrag Dinic-0/+40
2017-06-28MIPS: Loongson: Add Loongson-3A R3 basic supportHuacai Chen-0/+6
2017-06-28MIPS: Branch straight to ll in mips_atomic_set()James Hogan-5/+1
2017-06-28MIPS: Fix mips_atomic_set() with EVAJames Hogan-2/+5
2017-06-28MIPS: Save static registers before sysmipsJames Hogan-4/+10
2017-06-28MIPS: Fix mips_atomic_set() retry conditionJames Hogan-1/+1
2017-06-28MIPS: perf: add I6500 handlingMarcin Nowakowski-4/+10
2017-06-28MIPS: Probe the I6500 CPUPaul Burton-0/+5
2017-06-28MIPS: Give __secure_computing() access to syscall arguments.David Daney-2/+20
2017-06-28MIPS: module: Unify rel & rela reloc handlingPaul Burton-248/+150
2017-06-28MIPS: module: Ensure we always clean up r_mips_hi16_listPaul Burton-12/+16
2017-06-27MIPS: head: Reorder instructions missing a delay slotKarl Beldan-1/+1
2017-06-15MIPS: Fix bnezc/jialc return address calculationPaul Burton-1/+3
2017-06-08MIPS: ftrace: fix init functions tracingMarcin Nowakowski-19/+5
2017-06-08MIPS: perf: Remove incorrect odd/even counter handling for I6400Marcin Nowakowski-1/+5
2017-05-29kthread: fix boot hang (regression) on MIPS/OpenRISCVegard Nossum-1/+0
generated by cgit v1.2.3 (git 2.46.0) at 2026-04-14 13:18:13 +0000