summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel
AgeCommit message (Expand)AuthorLines
2015-04-01MIPS: perf: Add hardware perf events support for Loongson-3Huacai Chen-0/+71
2015-04-01MIPS: Add R16000 detectionJoshua Kinard-2/+8
2015-04-01MIPS: Provide fallback reboot/poweroff/halt implementationsAndrew Bresticker-0/+25
2015-04-01MIPS: smp: Make stop_this_cpu() actually stop the CPUAndrew Bresticker-4/+2
2015-04-01MIPS: LLVMLinux: Fix a 'cast to type not present in union' error.Toma Tabacu-2/+4
2015-04-01MIPS: Let __dt_register_buses accept a single bus typeKevin Cernekee-1/+4
2015-04-01MIPS: csrc-sb1250: Implement read_sched_clockDeng-Cheng Zhu-0/+8
2015-04-01MIPS: csrc-sb1250: Remove FSF mail address from GPL noticeDeng-Cheng Zhu-4/+0
2015-04-01MIPS: csrc-sb1250: Extract hpt cycle acquisition from sb1250_hpt_readDeng-Cheng Zhu-2/+9
2015-04-01MIPS: cevt-txx9: Implement read_sched_clockDeng-Cheng Zhu-0/+9
2015-04-01MIPS: csrc-ioasic: Implement read_sched_clockDeng-Cheng Zhu-0/+9
2015-04-01MIPS: csrc-ioasic: Remove FSF mail address from GPL noticeDeng-Cheng Zhu-4/+0
2015-04-01MIPS: csrc-bcm1480: Implement read_sched_clockDeng-Cheng Zhu-0/+8
2015-04-01MIPS: csrc-bcm1480: Remove FSF mail address from GPL noticeDeng-Cheng Zhu-4/+0
2015-04-01MIPS: csrc-r4k: Implement read_sched_clockDeng-Cheng Zhu-0/+8
2015-03-31MIPS, ttyFDC: Add early FDC console supportJames Hogan-0/+2
2015-03-31MIPS: idle: Workaround wait + FDC problemsJames Hogan-2/+11
2015-03-31MIPS: Read CPU IRQ line that FDC to routed toJames Hogan-0/+12
2015-03-31MIPS: Add arch CDMM definitions and probingJames Hogan-0/+2
2015-03-31MIPS: Allow shared IRQ for timer & perf counterJames Hogan-2/+0
2015-03-31MIPS: perf: Allow sharing IRQ with timerJames Hogan-3/+5
2015-03-31MIPS: cevt-r4k: Cleanup c0_compare_interrupt.Ralf Baechle-5/+4
2015-03-31MIPS: cevt-r4k: Make interrupt handler sharedJames Hogan-1/+7
2015-03-31MIPS: Remove redundant IPTI==IPPCI logicJames Hogan-2/+1
2015-03-31MIPS: cevt-r4k: Use CAUSEF_TI, CAUSEF_PCI constantsJames Hogan-1/+1
2015-03-31MIPS: cevt-r4k: Move handle_perf_irq() out of headerJames Hogan-0/+18
2015-03-27MIPS: KVM: Add base guest MSA supportJames Hogan-0/+1
2015-03-27MIPS: KVM: Add base guest FPU supportJames Hogan-0/+38
2015-03-27MIPS: Clear [MSA]FPE CSR.Cause after notify_die()James Hogan-11/+19
2015-03-27Revert "MIPS: Don't assume 64-bit FP registers for context switch"James Hogan-66/+0
2015-03-27MIPS: prevent FP context set via ptrace being discardedPaul Burton-6/+24
2015-03-27MIPS: Ensure FCSR cause bits are clear after invoking FPU emulatorPaul Burton-8/+9
2015-03-27MIPS: clear MSACSR cause bits when handling MSA FP exceptionPaul Burton-1/+10
2015-03-27MIPS: Push .set mips64r* into the functions needing itPaul Burton-1/+1
2015-03-24mips: copy_thread(): rename 'arg' argument to 'kthread_arg'Alex Dowad-2/+8
2015-03-19MIPS: Add support for XPA.Steven J. Hill-0/+5
2015-03-05mips: fix up obsolete cpu function usage.Rusty Russell-30/+30
2015-02-21Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds-281/+3598
2015-02-20MIPS: OCTEON: Delete unused COP2 saving codeAleksey Makarov-26/+0
2015-02-20MIPS: OCTEON: Use correct instruction to read 64-bit COP0 registerChandrakala Chavva-3/+3
2015-02-20MIPS: OCTEON: Save and restore CP2 SHA3 stateDavid Daney-11/+33
2015-02-20MIPS: OCTEON: Fix FP context save.David Daney-12/+7
2015-02-20MIPS: OCTEON: Save/Restore wider multiply registers in OCTEON III CPUsDavid Daney-30/+98
2015-02-20MIPS: Add set/clear CP0 macros for PageGrain registerSteven J. Hill-1/+1
2015-02-19Merge branch 'mipsr6-for-3.20' of git://git.linux-mips.org/pub/scm/mchandras/...Ralf Baechle-195/+3334
2015-02-19MIPS: Export MSA functions used by lose_fpu(1) for KVMJames Hogan-0/+4
2015-02-19MIPS: Export FP functions used by lose_fpu(1) for KVMJames Hogan-0/+6
2015-02-17MIPS: kernel: elf: Improve the overall ABI and FPU mode checksMarkos Chandras-115/+188
2015-02-17MIPS: kernel: process: Do not allow FR=0 on MIPS R6Markos Chandras-0/+4
2015-02-17MIPS: Make use of the ERETNC instruction on MIPS R6Markos Chandras-0/+21