summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include
AgeCommit message (Expand)AuthorLines
2026-02-13Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds-0/+3
2026-02-12Merge tag 'riscv-for-linus-7.0-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds-6/+308
2026-02-12Merge tag 'mm-stable-2026-02-11-19-22' of git://git.kernel.org/pub/scm/linux/...Linus Torvalds-12/+11
2026-02-11Merge tag 'kvm-riscv-6.20-1' of https://github.com/kvm-riscv/linux into HEADPaolo Bonzini-0/+3
2026-02-10Merge tag 'x86_paravirt_for_v7.0_rc1' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds-15/+0
2026-02-09riscv: csr: define vtype register elementsSergey Matyukevich-0/+17
2026-02-06RISC-V: KVM: Allow Zalasr extensions for Guest/VMXu Lu-0/+1
2026-02-06riscv: KVM: allow Zilsd and Zclsd extensions for Guest/VMPincheng Wang-0/+2
2026-01-29arch/riscv: add dual vdso creation logic and select vdso based on hwDeepak Gupta-1/+12
2026-01-29arch/riscv: compile vdso with landing pad and shadow stack noteJim Shu-0/+44
2026-01-29riscv: add kernel command line option to opt out of user CFIDeepak Gupta-0/+9
2026-01-29riscv/hwprobe: add zicfilp / zicfiss enumeration in hwprobeDeepak Gupta-0/+3
2026-01-29riscv: hwprobe: add support for RISCV_HWPROBE_KEY_IMA_EXT_1Paul Walmsley-1/+3
2026-01-29riscv/ptrace: expose riscv CFI status and state via ptrace and in core filesDeepak Gupta-0/+30
2026-01-29riscv/signal: save and restore the shadow stack on a signalDeepak Gupta-0/+15
2026-01-29riscv/traps: Introduce software check exception and uprobe handlingDeepak Gupta-0/+3
2026-01-29riscv: Implement indirect branch tracking prctlsDeepak Gupta-0/+14
2026-01-29riscv: Implement arch-agnostic shadow stack prctlsDeepak Gupta-0/+16
2026-01-29riscv/shstk: If needed allocate a new shadow stack on cloneDeepak Gupta-0/+32
2026-01-29riscv: compat: fix COMPAT_UTS_MACHINE definitionHan Gao-1/+1
2026-01-26mm: provide address parameter to p{te,md,ud}_user_accessible_page()Rohan McLure-3/+3
2026-01-26mm/page_table_check: reinstate address parameter in [__]page_table_check_pte_...Rohan McLure-1/+1
2026-01-26mm/page_table_check: reinstate address parameter in [__]page_table_check_pmd_...Rohan McLure-1/+1
2026-01-26mm/page_table_check: reinstate address parameter in [__]page_table_check_pud_...Rohan McLure-1/+1
2026-01-26mm/page_table_check: provide addr parameter to page_table_check_ptes_set()Rohan McLure-1/+1
2026-01-26mm/page_table_check: reinstate address parameter in [__]page_table_check_pmd[...Rohan McLure-2/+2
2026-01-26mm/page_table_check: reinstate address parameter in [__]page_table_check_pud[...Rohan McLure-2/+2
2026-01-25riscv/mm: update write protect to work on shadow stacksDeepak Gupta-2/+10
2026-01-25riscv/mm: teach pte_mkwrite to manufacture shadow stack PTEsDeepak Gupta-0/+7
2026-01-25riscv/mm: manufacture shadow stack ptesDeepak Gupta-0/+10
2026-01-25riscv/mm: ensure PROT_WRITE leads to VM_READ | VM_WRITEDeepak Gupta-0/+27
2026-01-25riscv: Add usercfi state for task and save/restore of CSR_SSP on trap entry/exitDeepak Gupta-0/+27
2026-01-25riscv: add Zicfiss / Zicfilp extension CSR and bit definitionsDeepak Gupta-0/+14
2026-01-25riscv: zicfiss / zicfilp enumerationDeepak Gupta-0/+14
2026-01-25riscv: mm: define copy_user_page() as copy_page()Florian Schmaus-2/+1
2026-01-25riscv: fix minor typo in syscall.h commentAustin Kim-1/+1
2026-01-22riscv: Add intermediate cast to 'unsigned long' in __get_user_asmNathan Chancellor-1/+1
2026-01-20treewide: provide a generic clear_user_page() variantDavid Hildenbrand-1/+0
2026-01-16riscv: Use 64-bit variable for output in __get_user_asmNathan Chancellor-2/+12
2026-01-12riscv/paravirt: Use common code for paravirt_steal_clock()Juergen Gross-10/+0
2026-01-12sched: Move clock related paravirt code to kernel/schedJuergen Gross-4/+0
2026-01-12paravirt: Remove asm/paravirt_api_clock.hJuergen Gross-1/+0
2026-01-07riscv: remove irqflags.h inclusion in asm/bitops.hYunhui Cui-1/+0
2026-01-05riscv: pgtable: Cleanup useless VA_USER_XXX definitionsGuo Ren (Alibaba DAMO Academy)-4/+0
2025-12-19riscv: Add SBI debug trigger extension and function idsHimanshu Chauhan-0/+29
2025-12-19riscv/atomic.h: use RISCV_FULL_BARRIER in _arch_atomic* function.Zongmin Zhou-4/+4
2025-12-19riscv: hwprobe: export Zilsd and Zclsd ISA extensionsPincheng Wang-0/+3
2025-12-19riscv: add ISA extension parsing for Zilsd and ZclsdPincheng Wang-0/+2
2025-12-19riscv: mm: use xchg() on non-atomic_long_t variables, not atomic_long_xchg()Paul Walmsley-2/+2
2025-12-19riscv: mm: ptep_get_and_clear(): avoid atomic ops when !CONFIG_SMPPaul Walmsley-0/+6