summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel
AgeCommit message (Expand)AuthorLines
2025-09-04x86,retpoline: Optimize patch_retpoline()Peter Zijlstra-16/+26
2025-09-04x86,ibt: Use UDB instead of 0xEAPeter Zijlstra-97/+128
2025-09-04x86/cfi: Add "debug" option to "cfi=" bootparamKees Cook-0/+16
2025-09-04x86/cfi: Standardize on common "CFI:" prefix for CFI reportsKees Cook-7/+10
2025-09-04x86/traps: Clarify KCFI instruction layoutKees Cook-1/+1
2025-09-04x86/microcode: Add microcode loader debugging functionalityBorislav Petkov (AMD)-23/+80
2025-09-04x86/microcode: Add microcode= cmdline parsingBorislav Petkov (AMD)-4/+22
2025-09-04x86/microcode/intel: Refresh the revisions that determine old_microcodeSohil Mehta-38/+48
2025-09-04x86/apic/savic: Do not use snp_abort()Borislav Petkov (AMD)-3/+3
2025-09-03x86/boot: Get rid of the .head.text sectionArd Biesheuvel-5/+0
2025-09-03x86/boot: Move startup code out of __head sectionArd Biesheuvel-2/+5
2025-09-03efistub/x86: Remap inittext read-execute when neededArd Biesheuvel-0/+2
2025-09-03x86/boot: Create a confined code area for startup codeArd Biesheuvel-5/+5
2025-09-03x86/sev: Export startup routines for later useArd Biesheuvel-0/+2
2025-09-03x86/boot: Provide PIC aliases for 5-level paging related constantsArd Biesheuvel-0/+3
2025-09-03sched/fair: Get rid of sched_domains_curr_level hack for tl->cpumask()Peter Zijlstra-4/+4
2025-09-01arch: copy_thread: pass clone_flags as u64Simon Schuster-3/+3
2025-09-01x86/apic: Enable Secure AVIC in the control MSRNeeraj Upadhyay-1/+2
2025-09-01x86/apic: Add kexec support for Secure AVICNeeraj Upadhyay-0/+11
2025-09-01x86/apic: Handle EOI writes for Secure AVIC guestsNeeraj Upadhyay-1/+30
2025-09-01x86/apic: Read and write LVT* APIC registers from HV for SAVIC guestsNeeraj Upadhyay-10/+10
2025-09-01x86/apic: Allow NMI to be injected from hypervisor for Secure AVICNeeraj Upadhyay-0/+2
2025-09-01x86/apic: Add support to send NMI IPI for Secure AVICNeeraj Upadhyay-9/+17
2025-09-01x86/apic: Support LAPIC timer for Secure AVICNeeraj Upadhyay-2/+7
2025-09-01x86/apic: Add support to send IPI for Secure AVICNeeraj Upadhyay-3/+135
2025-09-01x86/apic: Add an update_vector() callback for Secure AVICNeeraj Upadhyay-0/+23
2025-09-01x86/apic: Add update_vector() callback for APIC driversNeeraj Upadhyay-11/+17
2025-09-01x86/apic: Initialize APIC ID for Secure AVICNeeraj Upadhyay-0/+6
2025-08-31x86/apic: Populate .read()/.write() callbacks of Secure AVIC driverNeeraj Upadhyay-2/+120
2025-08-31x86/apic: Initialize Secure AVIC APIC backing pageNeeraj Upadhyay-0/+38
2025-08-29x86/vmscape: Add old Intel CPUs to affected listPawan Gupta-9/+12
2025-08-28x86/apic: Add new driver for Secure AVICNeeraj Upadhyay-0/+64
2025-08-27x86/bugs: Add attack vector controls for SSBDavid Kaplan-0/+9
2025-08-27x86/cpu/topology: Use initial APIC ID from XTOPOLOGY leaf on AMD/HYGONK Prateek Nayak-9/+14
2025-08-27x86/microcode/AMD: Handle the case of no BIOS microcodeBorislav Petkov (AMD)-2/+20
2025-08-25x86/sgx: Use ENCLS mnemonic in <kernel/cpu/sgx/encls.h>Uros Bizjak-3/+3
2025-08-25x86/cpu/intel: Fix the constant_tsc model check for Pentium 4Suchit Karunakaran-1/+1
2025-08-25x86/apic: Make the ISR clearing saneThomas Gleixner-40/+37
2025-08-22x86/mtrr: Remove license boilerplate text with bad FSF addressThomas Huth-28/+2
2025-08-21uprobes/x86: Add SLS mitigation to the trampolinesPeter Zijlstra-0/+2
2025-08-21uprobes/x86: Make asm style consistentPeter Zijlstra-8/+8
2025-08-21uprobes/x86: Fix uprobe syscall vs shadow stackPeter Zijlstra-9/+48
2025-08-21uprobes/x86: Accept more NOP formsPeter Zijlstra-5/+32
2025-08-21uprobes/x86: Optimize is_optimize()Peter Zijlstra-21/+13
2025-08-21uprobes/x86: Add struct uretprobe_syscall_argsPeter Zijlstra-13/+20
2025-08-21uprobes/x86: Add support to optimize uprobesJiri Olsa-1/+282
2025-08-21uprobes/x86: Add uprobe syscall to speed up uprobeJiri Olsa-0/+139
2025-08-21uprobes/x86: Add mapping for optimized uprobe trampolinesJiri Olsa-0/+144
2025-08-21uprobes: Rename arch_uretprobe_trampoline functionJiri Olsa-1/+1
2025-08-19x86/cpufeatures: Add a CPU feature bit for MSR immediate form instructionsXin Li-0/+1
generated by cgit v1.2.3 (git 2.46.0) at 2026-07-08 09:01:37 +0000