summaryrefslogtreecommitdiffstats
path: root/drivers/clk/bcm
AgeCommit message (Expand)AuthorLines
2017-06-21clk: iproc: Remove __init marking on iproc_pll_clk_setup()Stephen Boyd-6/+6
2017-06-19clk: bcm: Add clocks for Stingray SOCSandeep Tripathy-0/+336
2017-06-02clk: bcm2835: Minimise clock jitter for PCM clockPhil Elwell-5/+29
2017-06-02clk: bcm2835: Limit PCM clock to OSC and PLLD_PERPhil Elwell-1/+26
2017-06-02clk: bcm2835: Correct the prediv logicPhil Elwell-1/+3
2017-04-19clk: ns2: Correct SDIO bitsBharat Kumar Reddy Gooty-1/+1
2017-04-12clk: iproc: Remove redundant checkRay Jui-1/+1
2017-01-20clk: bcm2835: Add leaf clock measurement support, disabled by defaultEric Anholt-25/+119
2017-01-20clk: bcm2835: Register the DSI0/DSI1 pixel clocks.Eric Anholt-12/+109
2017-01-20clk: bcm2835: Don't rate change PLLs on behalf of DSI PLL dividers.Eric Anholt-14/+28
2016-12-12clk: bcm: Fix 'maybe-uninitialized' warning in bcm2835_clock_choose_div_and_p...Boris Brezillon-1/+1
2016-12-08clk: bcm: Make COMMON_CLK_IPROC into a libraryStephen Boyd-11/+5
2016-12-08clk: bcm: Allow rate change propagation to PLLH_AUX on VEC clockBoris Brezillon-1/+6
2016-12-08clk: bcm: Support rate change propagation on bcm2835 clocksBoris Brezillon-4/+63
2016-12-08clk: bcm2835: Avoid overwriting the div info when disabling a pll_div clkBoris Brezillon-1/+3
2016-11-23Merge branch 'clk-fixes' into clk-nextStephen Boyd-1/+1
2016-11-23clk: bcm: Fix unmet Kconfig dependencies for CLK_BCM_63XXFlorian Fainelli-1/+1
2016-11-23clk: bcm2835: Fix ->fixed_divider of pllh_auxBoris Brezillon-1/+1
2016-10-17clk: bcm2835: Clamp the PLL's requested rate to the hardware limits.Eric Anholt-7/+4
2016-09-16clk: bcm: Add driver for BCM53573 ILP clockRafał Miłecki-0/+149
2016-09-14clk: bcm2835: Migrate to clk_hw based registration and OF APIsStephen Boyd-55/+58
2016-09-14clk: iproc: Make clocks visible optionsJon Mason-5/+32
2016-09-14clk-kona-setup: Use kmalloc_array() in parent_process()Markus Elfring-2/+2
2016-09-07clk: bcm2835: Skip PLLC clocks when deciding on a new clock parentEric Anholt-0/+23
2016-09-07clk: bcm2835: Mark the CM SDRAM clock's parent as criticalEric Anholt-0/+25
2016-09-07clk: bcm2835: Mark GPIO clocks enabled at boot as criticalEric Anholt-1/+9
2016-09-07clk: bcm2835: Mark the VPU clock as criticalEric Anholt-1/+4
2016-08-24clk: bcm: kona: Migrate to clk_hw based registration and OF APIsStephen Boyd-51/+41
2016-06-30clk: bcm: iproc: Migrate to clk_hw based registration and OF APIsStephen Boyd-35/+33
2016-06-20clk: iproc: fix missing include of clk-iproc.hBen Dooks-0/+2
2016-05-06clk: bcm/kona: Do not use sizeof on pointer typeVaishali Thakkar-1/+2
2016-04-19clk: bcm2835: Fix PLL poweronEric Anholt-0/+4
2016-04-19clk: bcm2835: Fix compiler warnings on 64-bit buildsEric Anholt-4/+4
2016-03-17clk: bcm2835: add missing osc and per clocksMartin Sperl-0/+90
2016-03-17clk: bcm2835: add missing PLL clock dividersMartin Sperl-0/+32
2016-03-17clk: bcm2835: enable management of PCM clockMartin Sperl-0/+7
2016-03-17clk: bcm2835: reorganize bcm2835_clock_array assignmentMartin Sperl-459/+393
2016-03-17clk: bcm2835: remove use of BCM2835_CLOCK_COUNT in driverMartin Sperl-73/+94
2016-03-17clk: bcm2835: expose raw clock-registers via debugfsMartin Sperl-0/+101
2016-03-17clk: bcm2835: clean up coding style issuesMartin Sperl-6/+2
2016-03-17clk: bcm2835: correctly enable fractional clock supportMartin Sperl-6/+39
2016-03-17clk: bcm2835: divider value has to be 1 or moreMartin Sperl-2/+3
2016-03-17clk: bcm2835: add locking to pll*_on/off methodsMartin Sperl-0/+4
2016-03-17clk: bcm2835: pll_off should only update CM_PLL_ANARSTMartin Sperl-2/+8
2016-03-15clk: bcm2835: fix check of error code returned by devm_ioremap_resource()Vladimir Zapolskiy-2/+2
2016-03-02clk: bcm: Remove CLK_IS_ROOTStephen Boyd-6/+3
2016-02-25clk: bcm2835: added missing clock register definitionsMartin Sperl-0/+13
2016-02-16Merge branch 'clk-bcm2835' into clk-nextMichael Turquette-16/+9
2016-02-16clk: bcm2835: Reuse CLK_DIVIDER_MAX_AT_ZERO for recalc_rate()Eric Anholt-11/+2
2016-02-16clk: bcm2835: Fix setting of PLL divider clock ratesEric Anholt-5/+7