summaryrefslogtreecommitdiffstats
path: root/drivers/clk/imx
AgeCommit message (Expand)AuthorLines
2017-06-19clk: imx7d: create clocks behind rawnand clock gateStefan Agner-2/+4
2017-06-06clk: imx7d: Fix the DDR PLL enable bitFabio Estevam-1/+1
2017-06-01clk: imx7d: Fix the powerdown bit location of PLL DDRFabio Estevam-1/+7
2017-04-19clk: imx7d: fix USDHC NAND clockStefan Agner-2/+1
2017-04-19clk: imx7d: add the missing ipg_root_clkDong Aisheng-1/+2
2017-04-19clk: clk-imx7d: fix ahb clk definitionDong Aisheng-3/+2
2017-04-12clk: imx: correct uart4_serial clock name in driver for i.MX6ULRobin van der Gracht-1/+1
2017-04-12clk: imx: clk-imx6ul: The i.mx6ul has no aips_tz3 clockRobin van der Gracht-4/+5
2017-01-26Merge branch 'clk-imx7', 'clk-bcm2835' into clk-nextStephen Boyd-0/+1
2017-01-20clk: imx7d: Add the OCOTP clockFabio Estevam-0/+1
2017-01-20clk: imx6: don't restrict LDB mux changes on QuadPlusLucas Stach-8/+13
2017-01-09clk: imx: pllv3: support fractional multiplier on vf610 PLL1/PLL2Nikita Yushchenko-2/+102
2016-12-15Merge tag 'armsoc-fixes-nc' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds-26/+26
2016-11-16Merge tag 'imx-clk-4.10' of git://git.kernel.org/pub/scm/linux/kernel/git/sha...Stephen Boyd-21/+342
2016-11-15clk: imx: clk-imx6ul: add clk support for imx6ullBai Ping-11/+61
2016-11-01clk: imx: improve precision of AV PLL to 1 HzEmil Lundmark-0/+8
2016-11-01clk: imx: fix integer overflow in AV PLL round rateEmil Lundmark-2/+6
2016-11-01clk: imx6: Fix procedure to switch the parent of LDB_DI_CLKFabio Estevam-5/+259
2016-11-01clk: imx6: Make the LDB_DI0 and LDB_DI1 clocks read-onlyPhilipp Zabel-8/+10
2016-11-01clk: imx6: Mask mmdc_ch1 handshake for periph2_sel and mmdc_ch1_axi_podfPhilipp Zabel-0/+15
2016-11-01ARM: clk: imx31: properly init clocks for machines with DTVladimir Zapolskiy-24/+26
2016-11-01clk: imx31: fix rewritten input argument of mx31_clocks_init()Vladimir Zapolskiy-3/+1
2016-10-07Merge tag 'armsoc-cleanup' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds-41/+5
2016-09-20clk: imx6: initialize GPU clocksLucas Stach-0/+18
2016-09-20clk: imx6: fix i.MX6DL clock tree to reflect realityLucas Stach-12/+16
2016-09-20clk: imx53: Add clocks configurationKalle Kankare-0/+20
2016-09-14ARM: clk-imx35: annotate clk enum with number valuesUwe Kleine-König-14/+16
2016-09-14ARM: clk-imx35: fix name for ckil clkUwe Kleine-König-1/+1
2016-08-30clk: imx7d: Add PLL_AUDIO_TEST_DIV/POST_DIV clocksFabio Estevam-40/+61
2016-08-19clk: imx7d: Add SAI IPG clocksFabio Estevam-3/+10
2016-08-19clk: imx: Introduce clk_register_gate2()Fabio Estevam-0/+9
2016-08-19clk: imx7d: Add the clock for SDMAFabio Estevam-0/+1
2016-08-11clk: imx7d: do not set the parent of IMX7D_ENET_AXI_ROOT_SRCFabio Estevam-2/+0
2016-08-09ARM: i.MX: Remove i.MX1 non-DT supportAlexander Shiyan-41/+5
2016-07-12clk: imx7d: do not set parent of ethernet time/ref clocksStefan Agner-9/+0
2016-07-08clk: imx: vf610: Disable automatic clock gating for lpuart in LPSTOP modeStefan Agner-6/+6
2016-07-01clk: imx7d: only enable minimum required clocksDong Aisheng-8/+10
2016-07-01clk: imx7d: using api with flag CLK_OPS_PARENT_ENABLEDong Aisheng-357/+357
2016-07-01clk: imx: add clk api for supporting CLK_OPS_PARENT_ENABLE clocksDong Aisheng-0/+32
2016-07-01clk: imx: re-order and concentrate the same type of clk apiDong Aisheng-29/+29
2016-06-16clk: imx6ul: fix gpt2 clock namesDong Aisheng-2/+2
2016-06-16clk: imx: refine the powerdown bit of clk-pllv3Dong Aisheng-10/+10
2016-06-13clk: imx: clk-pllv3: fix incorrect handle of enet powerdown bitDong Aisheng-4/+4
2016-06-12clk: imx: fix pll clock parentsDong Aisheng-34/+34
2016-06-12clk: imx7d: correct dram pll typeAnson Huang-1/+1
2016-06-12clk: imx7d: correct dram root clk parent selectAnson Huang-1/+1
2016-06-12clk: imx: correct AV PLL rate formulaAnson Huang-2/+6
2016-05-12Merge tag 'imx-clk-fixes-4.6-2' of git://git.kernel.org/pub/scm/linux/kernel/...Stephen Boyd-3/+3
2016-05-03clk: imx7d: fix ahb clock mux 1Stefan Agner-1/+1
2016-04-27clk: imx: return correct frequency for Ethernet PLLStefan Agner-1/+8