| Age | Commit message (Expand) | Author | Lines |
|---|---|---|---|
| 2022-02-08 | cxl/pci: Rename pci.h to cxlpci.h | Dan Williams | -59/+0 |
| 2022-02-08 | cxl/acpi: Map component registers for Root Ports | Ben Widawsky | -0/+9 |
| 2022-02-08 | cxl/pci: Add new DVSEC definitions | Ben Widawsky | -0/+15 |
| 2022-02-08 | cxl: Flesh out register names | Ben Widawsky | -9/+10 |
| 2021-10-29 | cxl/pci: Convert register block identifiers to an enum | Ben Widawsky | -6/+8 |
| 2021-08-06 | cxl/pci: Simplify register setup | Ben Widawsky | -0/+1 |
| 2021-06-17 | cxl/pci: Rename CXL REGLOC ID | Ben Widawsky | -1/+1 |
| 2021-02-16 | cxl/mem: Find device capabilities | Ben Widawsky | -0/+14 |
| 2021-02-16 | cxl/mem: Introduce a driver for CXL-2.0-Type-3 endpoints | Dan Williams | -0/+17 |
 |
index : linux | |
| Mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/ |
| summaryrefslogtreecommitdiffstats |