summaryrefslogtreecommitdiffstats
path: root/drivers/cxl
AgeCommit message (Expand)AuthorLines
2022-08-05cxl/hdm: Fix skip allocations vs multiple pmem allocationsDan Williams-1/+10
2022-08-05cxl/region: Disallow region granularity != window granularityDan Williams-6/+7
2022-08-05cxl/region: Fix x1 interleave to greater than x1 interleave routingDan Williams-1/+5
2022-08-05cxl/region: Move HPA setup to cxl_region_attach()Dan Williams-26/+24
2022-08-05cxl/region: Fix decoder interleave programmingDan Williams-0/+3
2022-08-05cxl/region: describe targets and nr_targets members of cxl_region_paramsBagas Sanjaya-0/+2
2022-08-05cxl/regions: add padding for cxl_rr_ep_add nested listsBagas Sanjaya-0/+3
2022-08-05cxl/region: Fix IS_ERR() vs NULL checkDan Carpenter-2/+2
2022-08-05cxl/region: Fix region reference target accountingDan Williams-28/+43
2022-08-05cxl/region: Fix region commit uninitialized variable warningDan Williams-17/+13
2022-08-05cxl/region: Fix port setup uninitialized variable warningsDan Williams-3/+22
2022-08-01cxl/region: Stop initializing interleave granularityDan Williams-4/+0
2022-08-01cxl/hdm: Fix DPA reservation vs cxl_endpoint_decoder lifetimeDan Williams-2/+5
2022-08-01cxl/acpi: Minimize granularity for x1 interleavesDan Williams-0/+8
2022-08-01cxl/region: Delete 'region' attribute from root decodersDan Williams-1/+2
2022-08-01cxl/acpi: Autoload driver for 'cxl_acpi' test devicesDan Williams-0/+7
2022-08-01cxl/region: decrement ->nr_targets on error in cxl_region_attach()Dan Carpenter-1/+3
2022-08-01cxl/region: prevent underflow in ways_to_cxl()Dan Carpenter-3/+4
2022-08-01cxl/region: uninitialized variable in alloc_hpa()Dan Carpenter-1/+1
2022-07-26cxl/region: Introduce cxl_pmem_region objectsDan Williams-5/+420
2022-07-26cxl/pmem: Fix offline_nvdimm_bus() to offline by bridgeDan Williams-4/+18
2022-07-26cxl/region: Add region driver boiler plateDan Williams-1/+66
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams-11/+424
2022-07-25cxl/region: Program target listsDan Williams-11/+259
2022-07-25cxl/region: Attach endpoint decodersDan Williams-12/+394
2022-07-25cxl/acpi: Add a host-bridge index lookup mechanismDan Williams-0/+18
2022-07-25cxl/region: Enable the assignment of endpoint decoders to regionsDan Williams-2/+321
2022-07-25cxl/region: Allocate HPA capacity to regionsDan Williams-1/+154
2022-07-25cxl/region: Add interleave geometry attributesBen Widawsky-0/+167
2022-07-25cxl/region: Add a 'uuid' attributeBen Widawsky-0/+143
2022-07-21cxl/region: Add region creation supportBen Widawsky-0/+274
2022-07-21cxl/mem: Enumerate port targets before adding endpointsDan Williams-29/+47
2022-07-21cxl/hdm: Add sysfs attributes for interleave ways + granularityBen Widawsky-0/+23
2022-07-21cxl/port: Move dport tracking to an xarrayDan Williams-56/+47
2022-07-21cxl/port: Move 'cxl_ep' references to an xarray per portDan Williams-34/+30
2022-07-21cxl/port: Record parent dport when adding portsDan Williams-20/+27
2022-07-21cxl/port: Record dport in endpoint referencesDan Williams-17/+37
2022-07-21cxl/hdm: Add support for allocating DPA to an endpoint decoderDan Williams-1/+259
2022-07-21cxl/hdm: Track next decoder to allocateDan Williams-0/+18
2022-07-21cxl/hdm: Add 'mode' attribute to decoder objectsDan Williams-0/+39
2022-07-21cxl/hdm: Enumerate allocated DPADan Williams-11/+149
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams-14/+41
2022-07-21cxl/core: Define a 'struct cxl_root_decoder'Dan Williams-13/+76
2022-07-21cxl/acpi: Track CXL resources in iomem_resourceDan Williams-3/+141
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams-84/+175
2022-07-19cxl/port: Read CDAT tableIra Weiny-0/+234
2022-07-19cxl/pci: Create PCI DOE mailbox's for memory devicesIra Weiny-0/+48
2022-07-11cxl/pmem: Delete unused nvdimm attributeDan Williams-1/+0
2022-07-10cxl/hdm: Initialize decoder type for memory expander devicesDan Williams-5/+11
2022-07-10cxl/port: Cache CXL host bridge dataDan Williams-1/+19
generated by cgit v1.2.3 (git 2.46.0) at 2026-05-30 13:07:04 +0000