summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd
AgeCommit message (Expand)AuthorLines
2017-06-20drm/amdgpu: adjust default display clockAlex Deucher-0/+4
2017-06-20drm/amdgpu/atom: fix ps allocation size for EnableDispPowerGatingAlex Deucher-2/+2
2017-06-19drm/amdgpu: add Polaris12 DIDJunshan Fang-0/+1
2017-06-14drm/amdgpu: Fix overflow of watermark calcs at > 4k resolutions.Mario Kleiner-8/+20
2017-06-01Merge tag 'gcc-plugins-v4.12-rc4' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds-15/+15
2017-05-31drm/amdgpu: Program ring for vce instance 1 at its register spaceLeo Liu-27/+68
2017-05-28drm/amd/powerplay: Use designated initializersKees Cook-10/+10
2017-05-28drm/amdgpu: Use designated initializersKees Cook-5/+5
2017-05-25drm/amdgpu: fix null point error when rmmod amdgpu.Rex Zhu-1/+6
2017-05-24drm/amd/powerplay: fix a signedness bugsDan Carpenter-1/+1
2017-05-24drm/amdgpu: fix NULL pointer panic of emit_gds_switchChunming Zhou-1/+1
2017-05-24drm/amd/powerplay/smu7: disable mclk switching for high refresh ratesAlex Deucher-1/+2
2017-05-24drm/amd/powerplay/smu7: add vblank check for mclk switching (v2)Alex Deucher-4/+27
2017-05-24drm/amdgpu/ci: disable mclk switching for high refresh rates (v2)Alex Deucher-0/+6
2017-05-24drm/amdgpu: fix fundamental suspend/resume issueChristian König-54/+30
2017-05-12Merge branch 'drm-next-4.12' of git://people.freedesktop.org/~agd5f/linux int...Dave Airlie-2011/+2279
2017-05-10drm/amd/powerplay: refine pwm1_enable callback functions for CI.Rex Zhu-12/+15
2017-05-10drm/amd/powerplay: refine pwm1_enable callback functions for vi.Rex Zhu-20/+27
2017-05-10drm/amd/powerplay: refine pwm1_enable callback functions for Vega10.Rex Zhu-20/+25
2017-05-10drm/amdgpu: refine amdgpu pwm1_enable sysfs interface.Rex Zhu-10/+2
2017-05-10drm/amdgpu: add amd fan ctrl mode enums.Rex Zhu-0/+6
2017-05-10drm/amd/powerplay: add more smu message on Vega10.Rex Zhu-1/+4
2017-05-10drm/amdgpu: fix dependency issueChunming Zhou-1/+27
2017-05-10drm/amd: fix init order of sched jobChunming Zhou-1/+1
2017-05-10drm/amdgpu: add some additional vega10 pci idsAlex Deucher-0/+2
2017-05-10drm/amdgpu/soc15: use atomfirmware for setting bios scratch for resetAlex Deucher-3/+3
2017-05-10drm/amdgpu/atomfirmware: add function to update engine hang statusAlex Deucher-0/+15
2017-05-08drm: use set_memory.h headerLaura Abbott-0/+3
2017-05-05drm/amdgpu: fix mutex list null pointer referencePixel Ding-1/+2
2017-05-05drm/amd/powerplay: fix bug sclk/mclk level can't be set on vega10.Rex Zhu-30/+31
2017-05-05drm/amd/powerplay: Setup sw CTF to allow graceful exit when temperature excee...Rex Zhu-28/+45
2017-05-05drm/amd/powerplay: delete dead code in powerplay.Rex Zhu-30/+0
2017-05-05drm/amdgpu: Use less generic enum definitionsGuenter Roeck-26/+26
2017-05-05drm/amdgpu/gfx9: derive tile pipes from golden settingsAlex Deucher-1/+4
2017-05-05drm/amdgpu/gfx: drop max_gs_waves_per_vgtAlex Deucher-3/+1
2017-05-05drm/amd/powerplay: disable engine spread spectrum feature on Vega10.Rex Zhu-1/+5
2017-05-05drm/amd/powerplay: clean up code in vega10_smumgr.cRex Zhu-56/+45
2017-05-05drm/amdgpu:fix waiting on dirty fenceMonk Liu-0/+2
2017-05-05drm/amdgpu:PTE flag should be 64 bit widthMonk Liu-1/+1
2017-05-05drm/amd/powerplay: correct LoadLineResistance value in pptable.Rex Zhu-4/+4
2017-05-05drm/amd/powerplay: Allow duplicate enteries in pptable.Rex Zhu-4/+4
2017-05-05drm/amd/powerplay: set fan target temperature by msg on vega10.Rex Zhu-0/+5
2017-05-05drm/amd/powerplay: set soc floor voltage on boot on vega10.Rex Zhu-0/+71
2017-05-05drm/amd/powerplay: refine code in vega10_smumgr.cRex Zhu-39/+39
2017-05-02drm/amdgpu: Reserve 0-2 invalidation reg sets for none-amdgpu usagesShaoyun Liu-1/+1
2017-05-02drm/amdgpu/gfx9: add additional MQD initializationAlex Deucher-0/+5
2017-05-02drm/amdgpu/gfx9: fix typo in mpd initAlex Deucher-2/+2
2017-05-02drm/amdgpu/gfx9: use actual gpu num se setting for ngg allocationAlex Deucher-2/+1
2017-05-02drm/amdgpu: update revision id settings for BR/STAlex Deucher-0/+12
2017-05-01Revert "drm/amdgpu: Refactor flip into prepare submit and submit. (v3)"Michel Dänzer-124/+29