summaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorLines
2024-11-29drm/hibmc: Drop dependency on ARM64Thomas Zimmermann-1/+1
2024-11-28drm/rockchip: vop2: fix rk3588 dp+dsi maxclk verificationHeiko Stuebner-4/+4
2024-11-29Merge tag 'drm-xe-next-fixes-2024-11-28' of https://gitlab.freedesktop.org/dr...Dave Airlie-12/+36
2024-11-29Merge tag 'drm-misc-next-fixes-2024-11-28' of https://gitlab.freedesktop.org/...Dave Airlie-1/+1
2024-11-28drm/i915/pps: Eliminate pointless get_delay() macroVille Syrjälä-7/+5
2024-11-28drm/i915/pps: Extract pps_units_to_msecs()Ville Syrjälä-1/+7
2024-11-28drm/i915/pps: Extract msecs_to_pps_units()Ville Syrjälä-9/+14
2024-11-28drm/i915/pps: Spell out the eDP spec power sequencing delays a bit more clearlyVille Syrjälä-2/+2
2024-11-28drm/i915/lvds: Use struct intel_pps_delays for LVDS power sequencingVille Syrjälä-29/+30
2024-11-28drm/i915/pps: Rename intel_pps_delay membersVille Syrjälä-54/+58
2024-11-28drm/i915/pps: Decouple pps delays from VBT struct definitionVille Syrjälä-25/+42
2024-11-28drm/i915/pps: Store the power cycle delay without the +1Ville Syrjälä-16/+12
2024-11-28drm/i915/dsb: Nuke the MMIO->indexed register write logicVille Syrjälä-44/+14
2024-11-28drm/i915/color: Stop using non-posted DSB writes for legacy LUTVille Syrjälä-10/+20
2024-11-28drm/i915/dsb: Don't use indexed register writes needlesslyVille Syrjälä-23/+49
2024-11-28Revert "drm/i915/dpt: Make DPT object unshrinkable"Ville Syrjälä-3/+1
2024-11-28drm/i915/dpt: Evict all DPT VMAs on suspendVille Syrjälä-9/+21
2024-11-28drm/i915: Intruduce display.wq.cleanupVille Syrjälä-1/+7
2024-11-28drm/i915: Don't reuse commit_work for the cleanupVille Syrjälä-3/+5
2024-11-28drm/xe: Take PM ref in delayed snapshot capture workerMatthew Brost-0/+6
2024-11-28drm/xe/migrate: use XE_BO_FLAG_PAGETABLEMatthew Auld-1/+2
2024-11-28drm/xe/migrate: fix pat index usageMatthew Auld-1/+2
2024-11-28drm/xe/guc_submit: fix race around suspend_pendingMatthew Auld-2/+15
2024-11-28drm/xe/guc_submit: fix race around pending_disableMatthew Auld-7/+10
2024-11-28drm/xe: Update xe2_graphics name stringMatt Roper-1/+1
2024-11-28drm/panfrost: Add GPU ID for MT8188 Mali-G57 MC3AngeloGioacchino Del Regno-0/+4
2024-11-28drm/panthor: Fix a typo in the FW iface flag definitionsBoris Brezillon-32/+32
2024-11-27drm/xe: Only allow contiguous BOs to use xe_bo_vmapMatthew Brost-9/+14
2024-11-27drm/xe: Set XE_BO_FLAG_PINNED in migrate selftest BOsMatthew Brost-4/+9
2024-11-27drm/xe: Use ttm_bo_access in xe_vm_snapshot_capture_delayedMatthew Brost-11/+6
2024-11-27drm/xe/display: Update intel_bo_read_from_page to use ttm_bo_accessMatthew Brost-24/+1
2024-11-27drm/xe: Take PM ref in delayed snapshot capture workerMatthew Brost-0/+6
2024-11-27drm/xe: Add xe_ttm_access_memoryMatthew Brost-3/+56
2024-11-27drm/ttm: Add ttm_bo_accessMatthew Brost-8/+32
2024-11-27drm/xe: Add xe_bo_vm_accessMatthew Brost-1/+16
2024-11-27drm/vc4: Drop planes that are completely off-screen or 0 crtc sizeDave Stevenson-0/+20
2024-11-27drm/vc4: Enable bg_fill if there are no planes enabledDave Stevenson-1/+1
2024-11-27drm/vc4: Add additional warn_on for incorrect revisionsMaxime Ripard-2/+51
2024-11-27drm/vc4: hdmi: Support 2712 D-step register mapDave Stevenson-2/+26
2024-11-27drm/vc4: plane: Add support for 2712 D-step.Dave Stevenson-21/+60
2024-11-27drm/vc4: hvs: Add in support for 2712 D-step.Dave Stevenson-46/+234
2024-11-27drm/vc4: drv: Add support for 2712 D-stepDave Stevenson-0/+9
2024-11-27drm/vc4: txp: Add BCM2712 MOPLET supportMaxime Ripard-0/+14
2024-11-27drm/vc4: txp: Add support for BCM2712 MOPMaxime Ripard-1/+18
2024-11-27drm/vc4: txp: Add a new TXP encoder typeMaxime Ripard-58/+59
2024-11-27drm/vc4: txp: Move the encoder type in the variant structureMaxime Ripard-1/+3
2024-11-27drm/vc4: txp: Handle 40-bits DMA AddressesMaxime Ripard-1/+13
2024-11-27drm/vc4: txp: Add horizontal and vertical size offset toggle bitMaxime Ripard-2/+13
2024-11-27drm/vc4: txp: Add byte enable toggle bitMaxime Ripard-1/+6
2024-11-27drm/vc4: txp: Rename TXP data structureMaxime Ripard-5/+5