summaryrefslogtreecommitdiffstats
path: root/drivers/pci/controller
AgeCommit message (Expand)AuthorLines
2021-09-02Merge branch 'remotes/lorenzo/pci/tegra194'Bjorn Helgaas-23/+31
2021-09-02Merge branch 'remotes/lorenzo/pci/tegra'Bjorn Helgaas-16/+14
2021-09-02Merge branch 'remotes/lorenzo/pci/rcar'Bjorn Helgaas-2/+95
2021-09-02Merge branch 'remotes/lorenzo/pci/mediatek'Bjorn Helgaas-13/+39
2021-09-02Merge branch 'remotes/lorenzo/pci/keembay'Bjorn Helgaas-0/+489
2021-09-02Merge branch 'remotes/lorenzo/pci/iproc'Bjorn Helgaas-10/+6
2021-09-02Merge branch 'remotes/lorenzo/pci/hyper-v'Bjorn Helgaas-36/+50
2021-09-02Merge branch 'remotes/lorenzo/pci/hv'Bjorn Helgaas-5/+62
2021-09-02Merge branch 'remotes/lorenzo/pci/cadence'Bjorn Helgaas-6/+95
2021-09-02Merge branch 'remotes/lorenzo/pci/aardvark'Bjorn Helgaas-11/+318
2021-09-02Merge branch 'pci/visconti'Bjorn Helgaas-0/+342
2021-09-02Merge branch 'pci/rockchip-dwc'Bjorn Helgaas-0/+291
2021-09-02Merge branch 'pci/dwc'Bjorn Helgaas-1/+0
2021-09-02Merge branch 'pci/artpec6'Bjorn Helgaas-5/+2
2021-09-02PCI: VMD: ACPI: Make ACPI companion lookup work for VMD busRafael J. Wysocki-0/+55
2021-08-31PCI: rockchip-dwc: Add Rockchip RK356X host controller driverSimon Xue-0/+291
2021-08-31PCI: dwc: Remove surplus break statement after returnKrzysztof Wilczyński-1/+0
2021-08-31PCI: artpec6: Remove local code block from switch statementKrzysztof Wilczyński-4/+2
2021-08-31PCI: artpec6: Remove surplus break statement after returnKrzysztof Wilczyński-1/+0
2021-08-31PCI: visconti: Add Toshiba Visconti PCIe host controller driverNobuhiro Iwamatsu-0/+342
2021-08-26PCI: mediatek: Use PCI domain to handle ports detectionChuanjia Liu-12/+17
2021-08-26PCI: mediatek: Add new method to get irq numberChuanjia Liu-1/+5
2021-08-26PCI: mediatek: Add new method to get shared pcie-cfg base addressChuanjia Liu-0/+17
2021-08-26PCI: aardvark: Fix masking and unmasking legacy INTx interruptsPali Rohár-0/+9
2021-08-23PCI: hv: Turn on the host bridge probing on ARM64Boqun Feng-0/+7
2021-08-23PCI: hv: Set up MSI domain at bridge probing timeBoqun Feng-5/+8
2021-08-23PCI: hv: Set ->domain_nr of pci_host_bridge at probing timeBoqun Feng-4/+5
2021-08-23PCI: hv: Generify PCI probingArnd Bergmann-27/+30
2021-08-20PCI: keembay: Add support for Intel Keem BaySrikanth Thokala-0/+489
2021-08-20PCI: aardvark: Configure PCIe resources from 'ranges' DT propertyPali Rohár-1/+194
2021-08-19PCI: j721e: Add PCIe support for AM64Kishon Vijay Abraham I-0/+19
2021-08-19PCI: j721e: Add PCIe support for J7200Kishon Vijay Abraham I-4/+36
2021-08-19PCI: cadence: Add quirk flag to set minimum delay in LTSSM Detect.Quiet stateNadeem Athani-0/+38
2021-08-19PCI: cadence: Use bitfield for *quirk_retrain_flag* instead of boolKishon Vijay Abraham I-2/+2
2021-08-19PCI: cadence: Add support to configure virtual functionsKishon Vijay Abraham I-21/+128
2021-08-19PCI: cadence: Simplify code to get register base address for configuring BARKishon Vijay Abraham I-14/+7
2021-08-19PCI: endpoint: Add virtual function number in pci_epc opsKishon Vijay Abraham I-57/+60
2021-08-16PCI: rcar: Add L1 link state fix into data abort hookMarek Vasut-0/+93
2021-08-13PCI: hv: Support for create interrupt v3Sunil Muthuswamy-5/+62
2021-08-13PCI: xilinx-nwl: Enable the clock through CCFHyun Kwon-0/+12
2021-08-12ARM: ixp4xx: fix building both pci driversArnd Bergmann-4/+4
2021-08-05PCI: rcar: Fix runtime PM imbalance in rcar_pcie_ep_probe()Dinghao Liu-2/+2
2021-08-05PCI: xgene-msi: Remove redundant dev_err() call in xgene_msi_probe()ErKun Yang-1/+0
2021-08-05PCI: tegra: make const array err_msg staticChristophe JAILLET-1/+1
2021-08-05PCI: tegra: Use 'seq_puts' instead of 'seq_printf'Christophe JAILLET-5/+5
2021-08-05PCI: tegra: Fix OF node reference leakChristophe JAILLET-5/+8
2021-08-05PCI: aardvark: Fix reporting CRS valuePali Rohár-4/+63
2021-08-05PCI: aardvark: Increase polling delay to 1.5s while waiting for PIO responsePali Rohár-1/+1
2021-08-05PCI: aardvark: Fix checking for PIO statusEvan Wang-8/+54
2021-08-04PCI: tegra194: Cleanup unused codeOm Prakash Singh-7/+0