summaryrefslogtreecommitdiffstats
path: root/drivers/phy
AgeCommit message (Expand)AuthorLines
2022-01-14Merge tag 'char-misc-5.17-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds-582/+4953
2021-12-30Merge tag 'phy-for-5.17' of git://git.kernel.org/pub/scm/linux/kernel/git/phy...Greg Kroah-Hartman-582/+4953
2021-12-27phy: cadence: Sierra: Add support for derived reference clock outputSwapnil Jakhade-1/+108
2021-12-27phy: cadence: Sierra: Add PCIe + QSGMII PHY multilink configurationSwapnil Jakhade-1/+376
2021-12-27phy: cadence: Sierra: Add support for PHY multilink configurationsSwapnil Jakhade-8/+190
2021-12-27phy: cadence: Sierra: Fix to get correct parent for mux clocksSwapnil Jakhade-5/+26
2021-12-27phy: cadence: Sierra: Update single link PCIe register configurationSwapnil Jakhade-1/+213
2021-12-27phy: cadence: Sierra: Check PIPE mode PHY status to be ready for operationSwapnil Jakhade-1/+72
2021-12-27phy: cadence: Sierra: Check cmn_ready assertion during PHY power onSwapnil Jakhade-0/+45
2021-12-27phy: cadence: Sierra: Add PHY PCS common register configurationsSwapnil Jakhade-0/+38
2021-12-27phy: cadence: Sierra: Rename some regmap variables to be in sync with Sierra ...Swapnil Jakhade-10/+11
2021-12-27phy: cadence: Sierra: Add support to get SSC type from device treeSwapnil Jakhade-1/+5
2021-12-27phy: cadence: Sierra: Prepare driver to add support for multilink configurationsSwapnil Jakhade-56/+139
2021-12-27phy: cadence: Sierra: Use of_device_get_match_data() to get driver dataSwapnil Jakhade-9/+4
2021-12-27phy: mediatek: Fix missing check in mtk_mipi_tx_probeMiaoqian Lin-0/+2
2021-12-24phy: uniphier-usb3ss: fix unintended writing zeros to PHY registerRyuta NAKANISHI-4/+6
2021-12-24phy: phy-mtk-tphy: use new io helpers to access registerChunfeng Yun-325/+179
2021-12-24phy: phy-mtk-xsphy: use new io helpers to access registerChunfeng Yun-94/+46
2021-12-24phy: mediatek: add helpers to update bits of registersChunfeng Yun-0/+38
2021-12-24phy: phy-mtk-tphy: add support efuse settingChunfeng Yun-0/+162
2021-12-24phy: qcom-qmp: Add SM8450 PCIe1 PHY supportDmitry Baryshkov-0/+223
2021-12-23phy: phy-rockchip-inno-usb2: add rk3568 supportPeter Geis-0/+65
2021-12-23phy: phy-rockchip-inno-usb2: support muxed interruptsPeter Geis-49/+119
2021-12-23phy: phy-rockchip-inno-usb2: support standalone phy nodesPeter Geis-5/+12
2021-12-23phy: phy-rockchip-inno-usb2: support #address_cells = 2Peter Geis-1/+10
2021-12-18phy: qcom-qmp: Add SM8450 PCIe0 PHY supportDmitry Baryshkov-0/+158
2021-12-16Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski-24/+29
2021-12-16phy: qcom-qmp: Add SM8450 USB QMP PHYsVinod Koul-0/+3
2021-12-15phy: freescale: pcie: explicitly add bitfield.hVinod Koul-0/+1
2021-12-14phy: freescale: pcie: Initialize the imx8 pcie standalone phy driverRichard Zhu-0/+245
2021-12-14phy: rockchip-inno-usb2: remove redundant assignment to variable delayColin Ian King-1/+0
2021-12-14phy: lan966x: Remove set_speed functionHoratiu Vultur-12/+5
2021-12-14phy: ti: Use IS_ERR_OR_NULL() to clean codeMiaoqian Lin-3/+3
2021-12-14phy: tegra: xusb: Fix return value of tegra_xusb_find_port_node functionMiaoqian Lin-1/+1
2021-12-09phy: qcom: use struct_size instead of sizeofGuo Zhengkui-1/+1
2021-12-07phy: qcom-qmp: Add SM8450 UFS QMP PhyVinod Koul-0/+32
2021-12-02phy: lan966x: Extend lan966x to support multiple phy interfaces.Horatiu Vultur-0/+4
2021-12-02phy: intel: Remove redundant dev_err call in thunderbay_emmc_phy_probe()Zou Wei-3/+1
2021-11-26phy: stm32: adopt dev_err_probe for regulatorsFabrice Gasnier-6/+4
2021-11-25phy: bcm-ns-usb2: improve printing ref clk errorsRafał Miłecki-1/+1
2021-11-23phy: marvell: phy-mvebu-cp110-comphy: add support for 5gbase-rMarek Behún-0/+9
2021-11-23phy: intel: Add Thunder Bay eMMC PHY supportRashmi A-0/+522
2021-11-23phy: Add lan966x ethernet serdes PHY driverHoratiu Vultur-0/+766
2021-11-23phy: phy-can-transceiver: Make devm_gpiod_get optionalAswath Govindraju-2/+2
2021-11-23phy: cadence-torrent: use swap() to make code cleanerYang Guang-4/+2
2021-11-23phy: uniphier-ahci: Add support for Pro4 SoCKunihiko Hayashi-5/+198
2021-11-23phy: uniphier-pcie: Add dual-phy support for NX1 SoCKunihiko Hayashi-14/+34
2021-11-23phy: uniphier-pcie: Set VCOPLL clamp mode in PHY registerKunihiko Hayashi-0/+5
2021-11-23phy: uniphier-pcie: Add compatible string and SoC-dependent data for NX1 SoCKunihiko Hayashi-0/+19
2021-11-23phy: uniphier-usb3: Add compatible string for NX1 SoCKunihiko Hayashi-0/+8