blob: bcf7cc240eba2b116bcd337584bdbcca4be25846 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/moxa,moxart-clock.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: MOXA ART Clock Controllers
maintainers:
- Krzysztof Kozlowski <krzk@kernel.org>
description:
MOXA ART SoCs allow to determine PLL output and APB frequencies by reading
registers holding multiplier and divisor information.
properties:
compatible:
enum:
- moxa,moxart-apb-clock
- moxa,moxart-pll-clock
"#clock-cells":
const: 0
reg:
maxItems: 1
clocks:
maxItems: 1
clock-output-names: true
additionalProperties: false
required:
- compatible
- "#clock-cells"
- reg
|
