summaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorLines
2025-11-19drm/i915/rps: store struct dma_fence in struct wait_rps_boostJani Nikula-4/+4
2025-11-19drm/i915: add .has_fenced_regions to parent interfaceJani Nikula-17/+15
2025-11-19drm/i915: add .vgpu_active to parent interfaceJani Nikula-25/+17
2025-11-19drm/{i915,xe}/display: move irq calls to parent interfaceJani Nikula-79/+111
2025-11-19drm/i915/display: convert the display irq interfaces to struct intel_displayJani Nikula-116/+68
2025-11-19drm/{i915, xe}/display: duplicate gen2 irq/error init/reset in display irqJani Nikula-76/+73
2025-11-19drm/i915/dram: Fix ICL DIMM_S decodingVille Syrjälä-64/+155
2025-11-19drm/i915/dram: Sort SKL+ DIMM register bitsVille Syrjälä-9/+9
2025-11-19drm/i915/dram: Use REG_GENMASK() & co. for the SKL+ DIMM regsVille Syrjälä-34/+29
2025-11-19drm/panel: sofef00: Non-continuous mode and video burst are supportedDavid Heidelberg-1/+2
2025-11-19drm/panel: sofef00: Mark the LPM mode always-onDavid Heidelberg-2/+5
2025-11-19drm/panel: sofef00: Simplify get_modesDavid Heidelberg-14/+7
2025-11-19drm/panel: sofef00: Introduce compatible which includes the panel nameDavid Heidelberg-3/+4
2025-11-19drm/panel: sofef00: Initialise at 50% brightnessCasey Connolly-1/+1
2025-11-19drm/panel: sofef00: Add prepare_prev_first flag to drm_panelCasey Connolly-0/+2
2025-11-19drm/panel: sofef00: Introduce page macroDavid Heidelberg-5/+10
2025-11-19drm/panel: sofef00: Split sending commands to the enable/disable functionsDavid Heidelberg-1/+19
2025-11-19drm/panel: sofef00: Handle all regulatorsDavid Heidelberg-11/+17
2025-11-19drm/panel: sofef00: Clean up panel description after s6e3fc2x01 removalDavid Heidelberg-5/+6
2025-11-19drm/panel: ilitek-ili9881d: Add support for Wanchanglong W552946AAA panelChaoyi Chen-0/+225
2025-11-19drm/panel: ronbo-rb070d30: fix warning with gpio controllers that sleepJosua Mayer-4/+4
2025-11-19drm/panel: jadard-jd9365da-h3: Use dev_err_probe() instead of DRM_DEV_ERROR()...Abhishek Rajput-12/+9
2025-11-19drm/panel: simple: Add Raystar RFF500F-AWH-DNN panel entryFabio Estevam-0/+27
2025-11-19gpu/drm: panel: simple-panel: add Samsung LTL106AL01 LVDS panel supportSvyatoslav Ryhel-0/+34
2025-11-19gpu/drm: panel: add support for LG LD070WX3-SL01 MIPI DSI panelSvyatoslav Ryhel-31/+198
2025-11-19drm/xe/vm: Use for_each_tlb_inval() to calculate invalidation fencesMatt Roper-8/+7
2025-11-19Merge drm/drm-fixes into drm-misc-fixesThomas Zimmermann-111/+274
2025-11-19drm/i915/cx0: Enable dpll framework for MTL+Mika Kahola-86/+6
2025-11-19drm/i915/cx0: Add MTL+ Thunderbolt PLL hooksImre Deak-2/+59
2025-11-19drm/i915/cx0: Get encoder configuration for C10 and C20 PHY PLLsMika Kahola-6/+75
2025-11-19drm/i915/cx0: Add MTL+ .enable_clock/.disable clock hooks on DDIMika Kahola-16/+64
2025-11-19drm/i915/cx0: PLL verify debug state printImre Deak-5/+12
2025-11-19drm/i915/cx0: Add MTL+ .crtc_get_dpll hookMika Kahola-0/+1
2025-11-19drm/i915/cx0: Add MTL+ .get_freq hookMika Kahola-0/+13
2025-11-19drm/i915/cx0: Add MTL+ .get_hw_state hookMika Kahola-3/+37
2025-11-19drm/i915/cx0: Add .compare_hw_state hookMika Kahola-0/+10
2025-11-19drm/i915/cx0: Add MTL+ .dump_hw_state hookMika Kahola-40/+45
2025-11-19drm/i915/cx0: Add MTL+ .update_dpll_ref_clks hookMika Kahola-0/+1
2025-11-19drm/i915/cx0: Add MTL+ .update_active_dpll hookMika Kahola-2/+3
2025-11-19drm/i915/cx0: Add MTL+ .put_dplls hookMika Kahola-0/+1
2025-11-19drm/i915/cx0: Add MTL+ .get_dplls hookMika Kahola-0/+58
2025-11-19drm/i915/cx0: Compute plls for MTL+ platformMika Kahola-0/+69
2025-11-19drm/xe: Switch to use %ptSpAndy Shevchenko-2/+2
2025-11-19drm/vblank: Switch to use %ptSpAndy Shevchenko-4/+2
2025-11-19drm/i915/cx0: Update C10/C20 state calculationMika Kahola-35/+40
2025-11-19drm/i915/cx0: Add PLL information for MTL+Mika Kahola-0/+19
2025-11-19drm/i915/cx0: Remove state verificationMika Kahola-117/+0
2025-11-19drm/i915/cx0: Print additional Cx0 PLL HW stateImre Deak-3/+15
2025-11-19drm/i915/cx0: Zero Cx0 PLL state before compute and HW readoutImre Deak-1/+3
2025-11-19drm/i915/cx0: Determine Cx0 PLL port clock from PLL stateImre Deak-12/+5
generated by cgit v1.2.3 (git 2.46.0) at 2026-03-28 00:37:05 +0000